EEWORLDEEWORLDEEWORLD

Part Number

Search

530AC1261M00DG

Description
LVPECL Output Clock Oscillator, 1261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530AC1261M00DG Overview

LVPECL Output Clock Oscillator, 1261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AC1261M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1261 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Structure of a three-level photovoltaic inverter with maximum power point tracking
I want to design such an inverter with power tracking. Is this solution feasible? The first stage DC-DC circuit is to achieve maximum power tracking. The output voltage is not fixed. The second stage ...
yxjian Power technology
CircuitPython Electronic Chain Bracelet
Geek Mom Projects made a chain bracelet, with tiny metal hinges (10mm x 8mm) providing the structure and electronic connections between nodes. The controller is an SMT soldered Adafruit QT Py running ...
dcexpert MicroPython Open Source section
The first version of HelperA64 core board design
My core board design philosophy includes the following principles: 1. High-speed integration, the necessary circuits with a little difficulty should be placed on the core board (for example: DDR) 2. E...
spacexplorer Embedded System
[Project Source Code] 3 methods to display state machine names in Modelsim simulation based on FPGA
After searching online and conducting my own experiments, I have summarized three methods for displaying the state machine name in Modelsim simulation. The following is an explanation using a specific...
小梅哥 FPGA/CPLD
【LPC54100】Week 5 - Download Chinese character library to flash via serial port
[i=s]This post was last edited by shower.xu on 2015-5-15 14:34[/i] I always feel that time, like the money in my pocket, is becoming less and less sufficient... Let me summarize all the posts first: [...
shower.xu NXP MCU
Why does Proteus emulate msp430 and get this error SEH trap C000001D in module'MSP430.DLL;
Why does Proteus simulate msp430 and get this error SEH trap C000001D in module'MSP430.DLL; [img]http://www.amobbs.com/data/attachment/forum/201210/19/234145ditaooaitjrioori.jpg.thumb.jpg[/img]...
william228 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 974  1912  478  2728  85  20  39  10  55  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号