531RB1412M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB1412M00DG

531RB1412M00DG: DescriptionLVPECL Output Clock Oscillator, 1412MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB1412M00DG Overview

LVPECL Output Clock Oscillator, 1412MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB1412M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1412 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

IC temperature conversion circuit capable of linearly outputting 10mV-℃ voltage

TA7273P audio IC circuit diagram

Automatic rotation and automatic charging circuit diagram

Dry battery charger with automatic control function

Gain programmable amplifier circuit

555 four-digit display capacitance meter circuit

How to start a simple FPGA design: This is ALTERA’s FPGA training video. I’m a beginner, so I found this: https://mysupport.altera.com/Training/registeredClassesViewDetail.html?regNo=1-547050831&courseId=1-6SFIZ2 https://mysupport.alte...; dontium FPGA/CPLD

I am currently learning how to design amplifier circuits. Is there any expert who can give me some guidance?: I am preparing for the national competition. I used to focus on control. Recently, I want to learn the design of amplifier circuits, but I don’t know how to start. For example, design a general variab...; jbjhl504 Integrated technical exchanges

Recently, many people are curious about how I make my 3D printed models. Here is a video of my digital sculpting work on organisms.: [i=s]This post was last edited by cardin6 on 2017-10-31 08:54[/i] Since I released the 3D printing series [Superman Returns], [Teenage Mutant Ninja Turtles], [The Walking Dead], and [Batman], engineer...; cardin6 Creative Market

Basic audio modification tips for economy cars: In the minds of ordinary people, car audio modification has always been a game for rich people. The luxury car models such as Porsche Cayenne and BMW X5 parked in front of major audio modification sto...; ray888 Automotive Electronics

About the setting problem of ADC10 of MSP430F2XX series: Assuming that an external voltage is used as the reference voltage and A0-A2 are to be sampled, A3 is VREF-, and A4 is VeREF+, then: ADC10CTL0 = SREF_7 +... +; Then should the analog input enable ADC1...; jeremy9007 Microcontroller MCU

How to select the parameters of the RCD circuit resistor in the power supply circuit?: I would like to ask, there is a resistor connected in series in the RCD circuit below. What is the function of this resistor and how should the resistance value parameters of this resistor be selected...; kal9623287 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components