531FA28M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FA28M0000DG

531FA28M0000DG: DescriptionLVDS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FA28M0000DG Overview

LVDS Output Clock Oscillator, 28MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FA28M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	28 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch delay switch power supply circuit

Phase failure protection circuit for detecting line current Part 5

4-quadrant multiplication circuit

Telephone splitter circuit diagram

Common line paging circuit for minibuses—LM386 internal schematic diagram

Input status indication circuit

Stepper motor control under μCOSII, experts please help me: /* Computer mouse design task arrangement 1. Press the button as a switch 2. Use LED8 to flash for on and off for off 3. AD sampling to set the speed of the computer mouse and adjust the speed of the ...; hero886666 Embedded System

[TI recommended course] #Live replay: TI's new generation C2000 microcontroller#: //training.eeworld.com.cn/TI/show/course/5555...; yin_wu_qing TI Technology Forum

The world's latest and most comprehensive CAD/CAE/CAX/EDA/CFD/G (Part 1): 1. Register the system, and use it unlimitedly after making it once. 2. Quickly make various software and hardware encryption, various dongle cracking, microdog cracking 3. Undertake dongle copying se...; rain Test/Measurement

First Prize in the 2006 Intel Cup Undergraduate Electronic Design Competition Embedded System Invitational Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:01[/i] 1-1 First Prize (Intel Cup) Competition Topic: XML-based Intelligent Car Navigation System and Rich Information Interaction Platform C...; open82977352 Electronics Design Contest

Looking for a low voltage but isolated DC-DC converter: Output maximum operating current 2A isolation high efficiency input 2.9-4.2V output follows input change input 2.9V output is 2.1V input 4.2V output is 0.8V output synchronous rectification Dingsheng ...; dingzhenrong88 Power technology

In STM32 IAP, how to send .bin file to MCU?: I am a beginner in STM32 and recently did an STM32 IAP experiment. The IAP program has been downloaded to the MCU's FLASH. Now there is a problem. When I use the serial port to send the .bin format us...; 独清行者 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components