530VA126M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530VA126M000DG

530VA126M000DG: DescriptionCMOS Output Clock Oscillator, 126MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VA126M000DG Overview

CMOS Output Clock Oscillator, 126MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VA126M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	126 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Double interlock control circuit of three-phase asynchronous motor

SC41342 (general) infrared, ultrasonic or radio frequency remote control transmission encoding circuit-02

Low distortion amplitude modulator circuit

Disinfection cabinet electronic control circuit

Video amplifier circuit: TDA6103

Active filter circuit with variable states

In I2C communication, sometimes the host cannot receive the ACK response from the slave, and the SDA line will be pulled dead (low level). Can you give me some advice?: In I2C communication, sometimes the host cannot receive the ACK response from the slave, and the SDA line will be pulled dead (low level). Can you give me some advice?...; babaluosha Embedded System

Who is interested in studying the USB interface of LPC1343?: I want to develop these softwares based on freertos, but I am currently stuck at the interrupt nesting part and cannot run them in freertos.I haven't started working on the USB yet, but I'm going to p...; chenzhufly NXP MCU

Has anyone made a phone book for Windows?: I just learned wince and now I am working on a phone book. Is there any tz who has done work in this field?...; 999626 Embedded System

51 single chip microcomputer processes two incremental encoders: Because the microcontroller also needs to control two motors with PWM at the same time, do you have a suitable peripheral circuit to decode the two encoders? It would be best if the data of the two en...; 小笨蛋猫 51mcu

The process of WEBENCH design + indoor LED lighting design under the guidance of WEBENCH (2): [i=s]This post was last edited by Diguapatch on 2014-8-18 18:27[/i] Ti's online design software webench provides a special design process and method for the increasingly popular LED lighting. This pos...; 地瓜patch Analogue and Mixed Signal

There is a problem with the msp430f149 breathing light program: ;k++); } // ***************************************************************** void delay_1ms(void) { unsigned int k; for (k=0;k0;i-=1) { CCR1=i; delay_nms(4-(i/500)); //Delay of duty cycle change, adj...; winter_2013 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components