531DA260M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531DA260M000DG

531DA260M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 260MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DA260M000DG Overview

CMOS/TTL Output Clock Oscillator, 260MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA260M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	260 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

70W power amplifier circuit

Diamond differential input power amplifier power circuit

Water pump motor protection circuit

Voltage regulator MAX722/723 circuit

Ultrasonic remote control switch circuit.gif

Laboratory power control circuit

Smith chart impedance matching calculation software: ...; btty038 RF/Wirelessly

A new post, showing off the dot matrix perpetual calendar I made before the New Year: [size=4]It took nearly a month to complete, and the board was done in two days. The perforated board + flying wires are very messy, but the functions are fine; the program is more difficult, most of i...; 昔日残阳 51mcu

Help!!! I can compile and download, but the program won't run. Even the light in the top module doesn't light up.: [i=s] This post was last edited by jlrhw on 2015-1-30 00:33 [/i] Hi everyone, I wrote a CPLD program (EPM240T100I5N), I can compile and download it, but the program just won't run, even the light in t...; jlrhw FPGA/CPLD

uCOSII(V2.86) transplantation example based on LM3S9B92: This porting example is for the LM3S9B92-EVM development board. The code can be slightly modified to suit other series of Stellaris ARM. For detailed code description, please refer to the "LM3S9B92-EV...; microli Microcontroller MCU

EEWORLD University ---- SimpleLink Academy: Develop your Bluetooth? Low Energy project: SimpleLink Academy: Develop your Bluetooth? Low Energy project : https://training.eeworld.com.cn/course/4968...; wanglan123 RF/Wirelessly

I have a problem as a beginner, please help me: I installed CADENCE VIRTUSO but I can't open it. I used it before and even drew circuits. Now I don't know why it can't be used. Please help me~~[/size] [size=12pt]The problem is as attached[/size] [s...; high2162 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components