531DB1407M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531DB1407M00DG

531DB1407M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1407MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DB1407M00DG Overview

CMOS/TTL Output Clock Oscillator, 1407MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DB1407M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1407 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

MM1126～MM1129 step-up DC-DC converter

Stabilized power supply with overvoltage protection circuit diagram

UM5020C voice processing chip CPU working mode drives the speaker

Homemade AA battery charger circuit

555 infrared sound and light alarm circuit

Broadband VHF signal amplifier circuit

"Avatar": Perfect foreplay, almost climax: Avatar is first of all a war and peace version of the story of a young man who went to the countryside to take root in the frontier area and lead the local people to fight off foreign invaders. Second...; KG5 Talking

EFM32 MCU serial port upgrade: Hello, friends. I've been working on the serial port upgrade function of the EFM32 chip recently. The bootloader made an error when jumping to the APP code. It has been confirmed that there is no prob...; seanwaye Embedded System

MSP430F5529LP ADC sampling frequency is too low: I want to use the 12-bit ADC of MSP430F5529LP for sampling. But the sampling frequency is too low. How can I increase the sampling frequency? If the sampling timer is triggered, which timer should I c...; 735978414a Electronics Design Contest

EEPROM lifespan issue?: [i=s]This post was last edited by yhyworld on 2020-1-5 09:29[/i]As shown below, this is ST's 64 Kbit EEPROM: M24C64-W, which has four million write cycles.Now, only 40Kbit is used, and 24Kbit is unuse...; yhyworld Integrated technical exchanges

How to use TIM1 output pulse of STM32L476?: Everyone, I want to use a single TIM1 to output a specified number of pulses through PA7 (TIM1_CH1N). I have referred to many examples, both online and in the STM32CUBE library. There is no output, on...; ZHANGXUEJIE stm32/stm8

Problems with obtaining SD Card ID under WinCE6.0 R2: The OS Image has added sdbus and its own SDHC driver and SDMemory, and the relevant settings have been added to the registry. The current situation is: the handle obtained by CreateFile using a name l...; 123tom Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components