531HC222M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531HC222M000DG

531HC222M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 222MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531HC222M000DG Overview

CMOS/TTL Output Clock Oscillator, 222MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531HC222M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	222 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

The reason why the power supply should be set to +3.3V

Multifunctional conductivity tester circuit

clamp ammeter circuit

Step wave generator circuit diagram composed of current mode op amp

±15V dual tracking regulated power supply

875p computer motherboard circuit diagram_013

A lot of AD603 information and paper collection: [i=s]This post was last edited by paulhyde on 2014-9-15 09:11[/i]...; Itachi80 Electronics Design Contest

Friends who are familiar with Coolpad API, please help me: Coolpad has an API, int YLMsgBox(TCHAR *content, TCHAR *caption, int iType). What does this MessageBox look like? Is it the same style as its own UI? Also, what does the return value mean? If it is a ...; 棊河民 Embedded System

Design of overvoltage protection circuit in TI chip Buck-Boost circuit: [i=s]This post was last edited by qwqwqw2088 on 2020-7-31 08:22[/i]TPS92692-Q1 is an LED driver chip for automotive lighting. It is widely used in automotive LED lights because it can be designed into...; qwqwqw2088 Analogue and Mixed Signal

Talk about Jtag, Jlink and Ulink: [size=4]JTAG is a parallel port of a computer. JTAG is also an international standard test protocol (IEEE 1149.1 compatible), mainly used for internal chip testing. Most advanced devices now support t...; fish001 Microcontroller MCU

Labview serial port data collection problem: For example, the string of length 81 that I send to labview is $GPGGA,094441.00,3201.8186242,N,11851.4783468,E,1,05,2.40,17.0950,M,5.3226,M,,*54. I set the length of visa reception to 81. When sending...; WDR Mobile and portable

How to set up electrical nodes when drawing schematics in Altium Designer13.0?: As shown in the picture, there is no electrical node when drawing a schematic in Altium Designer13.0? How can I set it up?...; 粉尘墨事 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components