530AA793M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AA793M000BGR

530AA793M000BGR: DescriptionLVPECL Output Clock Oscillator, 793MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA793M000BGR Overview

LVPECL Output Clock Oscillator, 793MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA793M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	793 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Light control switch circuit controlled by flashlight 2

Household appliances leakage indication circuit

Bidirectional thyristor AC voltage regulation circuit 03

Time proportional adjustment schematic circuit

Small indoor induction cordless phone host

Two kinds of CMOS system DC motor control switching circuits

Should I switch from MCU to Linux? Come in and see what the experts say: Should I switch from MCU to Linux? Learn in 10 minutesFrom the perspective of salary, assuming the questioner does not want to upgrade his academic qualifications, the recommended priority sequence is...; 也随风落 Robotics Development

How to read English information about components!: As an electronics enthusiast, finding information about electronic components is essential in production, but many component information is in English, which brings certain difficulties to friends who...; aaaaakkkkk MCU

USB 3.0 cable: Dear heroes, the USB3.0 male connector is split into a USB3.0 female connector and a USB2.0 female connector, and made into a connecting cable. Isn't it simple? A rough method. Please discuss...; 凫念2019 Analog electronics

What is the latest version of IARFORSTM8 compiler?: Is the compiler stable now?Haha, I will start to criticize it when the IAR compiler software is stable. . ....; snowie stm32/stm8

ISA DMA driver source address and destination address setting problem: [code] unsigned long flags = claim_dma_lock(); disable_dma(channel); // Clear DMA trigger clear_dma_ff(channel); set_dma_mode(channel, mode); // Assign an address to the DMA buffer. This function stor...; xhwang2003 Embedded System

[Based on KW41Z Intelligent Parking Management System] Post 8: Project Overview and Design Brief: [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]陌路绝途[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indic...; 陌路绝途 NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components