531MA1067M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA1067M00DG

531MA1067M00DG: DescriptionLVPECL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA1067M00DG Overview

LVPECL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA1067M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1067 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TDA1015 power amplifier circuit diagram

Negative voltage converter to get -5 to -15V voltage from +5V power supply

OCL quasi-complementary power amplifier circuit diagram

Electronic doorbell circuit that can speak and sing

Multi-channel wired intercom

Nickel-cadmium battery charger with automatic power-off

Cortex-M On-Chip Emulation Technology Manual: [p=30, 2, left]Cortex-M Technical Notes ：Cortex M On-Chip Emulation[/p] [p=null, 2, left]下载地址：[url]https://download.eeworld.com.cn/detail/rain_noise/548559[/url][/p]...; rain_noise Download Centre

The distance of zstack networking is much smaller than the data transmission distance. How to achieve long-distance networking?: There are two ideas now. One is to expand the networking distance , but it seems difficult to implement. The other is to remove the networking process, so that a certain number of nodes are connected ...; zczc RF/Wirelessly

CE 6.0 Driver OAL: I have a question: I have two BSPs, one of which has a driver. The registry configuration information and the driver source code are the same. It is a network card driver. But the result of the compil...; allanfy Embedded System

[DIY] Using STM8S+DS3231 to create a beautiful VFD voice clock: [i=s]This post was last edited by ylyfxzsx on 2016-9-12 22:00[/i] [size=4] [font=微软雅黑]I have always wanted to make a clock with a VFD display. One day, a good friend told me to design a small thing fo...; ylyfxzsx DIY/Open Source Hardware

What are the wireless transmission technologies for the Internet of Things?: With the advent of the era of the Internet of Everything, the way objects are connected is also evolving with the times. If sensors are the sense of touch of the Internet of Things, then wireless tran...; ohahaha RF/Wirelessly

EEPROM: Request EEPROM storage example program...; forever1314 Microchip MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components