EEWORLDEEWORLDEEWORLD

Part Number

Search

531DA1086M00DG

Description
CMOS/TTL Output Clock Oscillator, 1086MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DA1086M00DG Overview

CMOS/TTL Output Clock Oscillator, 1086MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA1086M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1086 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
GND copper pour settings are set to pour over all same net objects, but there are still a few GND net pads that cannot be poured.
RT! Software is Altium Designer 19 Could you please tell me what is the reason and how to solve this problem: The following figure shows the property settingsThe following picture shows the pad of the...
oyhprince PCB Design
Detailed explanation of wireless LAN VoIP technology application
As WiFi standards improve and 802.11 chips continue to shrink and expand in functionality, the feasibility of Voice over Wireless Local Area Network (VoWLAN) phone systems is increasing. Dual-band mob...
yxh99 RF/Wirelessly
Design of resistance measurement circuit based on AVR
Please help me design a resistance measurement circuit based on AVR or 51. Thank you very much...
yulijie123 Test/Measurement
UCF Clock Constraint Example
module design_top(clk, A, B, C, D, E); endmodule NET "clk" TNM_NET = clk; TIMESPEC TS_clk = PERIOD "clk" 20 ns HIGH 45% INPUT_JITTER 1 ns; Period 20ns, duty cycle 45%, clock jitter 1ns NET "A" OFFSET ...
樱雅月 FPGA/CPLD
A simple and easy to implement torch style LED flashlight
A simple and easy to implement torch style LED flashlight, seen from a foreign website. The following introduction is translated by GG, not smooth, haha, everyone just read it, I don't know what softw...
qwqwqw2088 Creative Market
Temperature measurement system design
[i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] I want to design a system that uses ATMEGA32 microcontroller as the core device, AD590 as the temperature measurement sensor, and comp...
ning1020 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1570  2051  809  2419  632  32  42  17  49  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号