XC2S15-6FG256I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Programmable logic devices> XC2S15-6FG256I

XC2S15-6FG256I: DescriptionFPGA, 384 CLBS, 50000 GATES, 263 MHz, PQFP144; Categorysemiconductor Programmable logic devices; File Size76KB，6 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XC2S15-6FG256I Overview

FPGA, 384 CLBS, 50000 GATES, 263 MHz, PQFP144

XC2S15-6FG256I Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	144
Maximum operating temperature	85 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	2.62 V
Minimum supply/operating voltage	2.38 V
Rated supply voltage	2.5 V
Processing package description	PLASTIC, TQFP-144
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
packaging shape	SQUARE
Package Size	FLATPACK, LOW PROFILE, FINE PITCH
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.5000 mm
terminal coating	MATTE TIN
Terminal location	QUAD
Packaging Materials	PLASTIC/EPOXY
Temperature level	OTHER
organize	384 CLBS, 50000 GATES
Maximum FCLK clock frequency	263 MHz
Number of configurable logic modules	384
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Number of equivalent gate circuits	50000
The maximum delay of a CLB module	0.6000 ns

Preview

Download Datasheet

View All

— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —

Spartan-IIE 1.8V FPGA

Automotive XA Product Family:

Introduction and Ordering

DS106-1 (v2.0) August 9, 2013

Product Specification

•

Guaranteed to meet full electrical specifications over

= –40°C to +125°C

Second generation ASIC replacement technology

- Densities as high as 6,912 logic cells with up to

300,000 system gates

- Very low cost

System-level features

- SelectRAM+™ hierarchical memory:

16 bits/LUT distributed RAM

Configurable 4K-bit true dual-port block RAM

Fast interfaces to external RAM

- Dedicated carry logic for high-speed arithmetic

- Efficient multiplier support

- Cascade chain for wide-input functions

- Abundant registers/latches with enable, set, reset

- Four dedicated DLLs for advanced clock control

Eliminate clock distribution delay

Multiply, divide, or phase shift

- Four primary low-skew global clock distribution nets

- IEEE 1149.1 compatible boundary scan logic

Versatile I/O and packaging

- Low-cost packages available in all densities

- 19 high-performance interface standards

LVTTL, LVCMOS, HSTL, SSTL, AGP, CTT, GTL

LVDS and LVPECL differential I/O

- Up to 120 differential I/O pairs that can be input,

output, or bidirectional

Fully supported by powerful Xilinx ISE development

system

- Fully automatic mapping, placement, and routing

- Integrated with design entry and verification tools

- Extensive IP library including DSP functions

Introduction

The Xilinx Automotive (XA) Spartan™-IIE 1.8V Field-Pro-

grammable Gate Array family is specifically designed to

meet the needs of high-volume, cost-sensitive automotive

electronic applications. The family gives users high perfor-

mance, abundant logic resources, and a rich feature set, all

at an exceptionally low price. The five-member family offers

densities ranging from 50,000 to 300,000 system gates, as

shown in

Table 1.

System performance is supported beyond

200 MHz.

Spartan-IIE devices deliver more gates, I/Os, and features

per dollar than other FPGAs by combining advanced pro-

cess technology with a streamlined architecture based on

the proven Virtex™-E platform. Features include block RAM

(to 64K bits), distributed RAM (to 98,304 bits), 19 selectable

I/O standards, and four DLLs (Delay-Locked Loops). Fast,

predictable interconnect means that successive design iter-

ations continue to meet timing requirements.

XA devices are available in both the extended-temperature

Q-grade (-40

C to +125

C) and industrial I-grade (-40

C to

+100

C) and are qualified to the industry-recognized

AEC-Q100 standard.

The XA Spartan-IIE family is a superior alternative to

mask-programmed ASICs. The FPGA avoids the initial cost,

lengthy development cycles, and inherent risk of conven-

tional ASICs. Also, FPGA programmability permits design

upgrades in the field with no hardware replacement neces-

sary (impossible with ASICs).

•

Features

•

AEC-Q100 device qualification and full PPAP support

available in both extended temperature Q-grade and

I-grade

Table 1:

XA Spartan-IIE FPGA Family Members

Logic

Cells

1,728

2,700

3,888

5,292

6,912

Typical

System Gate Range

(Logic and RAM)

23,000 - 50,000

37,000 - 100,000

52,000 - 150,000

71,000 - 200,000

93,000 - 300,000

CLB

Array

(R x C)

16 x 24

20 x 30

24 x 36

28 x 42

32 x 48

Total

CLBs

384

600

864

1,176

1,536

Maximum

Available

User I/O

(1)

102

182

Maximum

Differential

I/O Pairs

114

120

Distributed

RAM Bits

24,576

38,400

55,296

75,264

98,304

Block

RAM Bits

32K

40K

48K

56K

64K

Device

XA2S50E

XA2S100E

XA2S150E

XA2S200E

XA2S300E

Notes:

1. User I/O counts include the four global clock/user input pins. See details in

Table 3, page 5

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

DS106-1 (v2.0) August 9, 2013

Product Specification

www.xilinx.com

Recommended Resources

color discrimination circuit

Square wave oscillator

Simple light-controlled street light circuit (6)

natural analog sound circuit

High-speed data acquisition system 2 circuit diagram

Parallel regulated power supply composed of LM137

Summary of some knowledge about antennas: Antenna input impedanceThe antenna input impedance is the ratio of the input voltage to the input current at the antenna feed end. The best connection between the antenna and the feed line is that the...; 蓝先生 RF/Wirelessly

Notes on LED light strips: [size=14px]1. The requirements for brightness vary depending on the occasion and product. For example, if the LED jewelry counter light is placed in some large shopping malls, we need a higher brightn...; 方学放 PCB Design

vxworks multicast cannot receive data, online etc...: 代码如下：struct sockaddr_in addrHost;struct sockaddr_in addrFrom;ULONG l;SOCKET s ;fd_set ReadSet ;struct ip_mreqmcast;int width = 0 ;struct timeval timeOut ;charnetReceiveBuf[NET_BUF] ;ULONG sourceIp ;US...; debiao668 Real-time operating system RTOS

Make the schematic diagram of the microcontroller download line, PBC layout and download all the software information!: Beginners of microcontrollers and those who use AT89S series microcontrollers will definitely need a download cable. You can make your own download cable according to my schematic diagram and PCB layo...; 忙忙草 MCU

TI Sitara AM335x system hardware design ①: [size=4][b] I was jealous when I saw some netizens got this board. Hahaha :titter: I have been busy looking for a job recently, so I stopped sharing my experience about TI Sitara AM335x for a few days...; IC爬虫 DSP and ARM Processors

A Chinese example of hfss optimization: The use of HFSS in this case is described in detail. The Chinese documentation is easy to understand....; JasonYoo MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components