BZV17/E0111/50/K datasheet, PDF

BZV17/E0111/50/K: DescriptionMains Power Connector, 1A, 250VAC, Male and Female; CategoryThe connector The connector; File Size62KB，1 Pages; ManufacturerBULGIN; Websitehttp://www.bulgin.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

BZV17/E0111/50/K Overview

Mains Power Connector, 1A, 250VAC, Male and Female

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
Connector type	MAINS POWER CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	MALE AND FEMALE
Contact material	NOT SPECIFIED
Coupling type	SNAP
DIN compliance	NO
IEC compliance	NO
MIL compliance	NO
Power Connector Ratings	1A, 250VAC
Manufacturer's serial number	BZV
Installation type	PANEL
Total number of contacts	6
Base Number Matches	1

AD information compilation: AD: Analog-to-digital conversion, converting analog signals into digital signals for easy processing by digital devices. Some AD posts on forums are sorted out, as well as some information collected f...; soso MCU

How to understand the sentence "Set Field Margin Level Command" in the chip manual?: As the title says, I don't know what this sentence means in terms of flash reading and writing settings. Please help me, thank you....; lshyu5 Embedded System

Help my classmate: Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...; wenchuenyi000 MCU

Ask: Multi-channel audio acquisition design solution: I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...; yuanwai001 DSP and ARM Processors

Altera series FPGA chip IP core detailed explanation.pdf: Altera series FPGA chip IP core detailed explanation .pdf...; zxopenljx FPGA/CPLD

A question about delay detection: The following code always fails to compile, and the error displayed is: Error (10822): HDL error at test17.vhd(384): couldn't implement registers for assignments on this clock edge The main meaning of...; dandanzhou FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components