A54SX16PP-TQ208PP datasheet, PDF

Datasheet> All Categories > semiconductor> Programmable logic devices> A54SX16PP-TQ208PP

A54SX16PP-TQ208PP: DescriptionFPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208; Categorysemiconductor Programmable logic devices; File Size363KB，57 Pages; ManufacturerETC

Download Datasheet Parametric View All

A54SX16PP-TQ208PP Overview

FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208

A54SX16PP-TQ208PP Parametric

Parameter Name	Attribute value
Number of terminals	208
Minimum operating temperature	-55 Cel
Maximum operating temperature	125 Cel
Processing package description	PLASTIC, MO-143, QFP-208
each_compli	Yes
state	Active
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max	320 MHz
The maximum delay of a CLB module	0.7000 ns
jesd_30_code	S-PQFP-G208
jesd_609_code	e0
moisture_sensitivity_level	3
Number of configurable logic modules	1452
Number of equivalent gate circuits	16000
organize	1452 CLBS, 16000 GATES
Packaging Materials	PLASTIC/EPOXY
ckage_code	FQFP
packaging shape	SQUARE
Package Size	FLATPACK, FINE PITCH
eak_reflow_temperature__cel_	225
qualification_status	COMMERCIAL
seated_height_max	4.1 mm
Rated supply voltage	3.3 V
Minimum supply voltage	3 V
Maximum supply voltage	3.6 V
surface mount	YES
Craftsmanship	CMOS
Temperature level	MILITARY
terminal coating	TIN LEAD
Terminal form	GULL WING
Terminal spacing	0.5000 mm
Terminal location	QUAD
ime_peak_reflow_temperature_max__s_	30
length	28 mm
width	28 mm
dditional_feature	CAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE

Preview

Download Datasheet

View All

v3.1

54SX Family FPGAs

Le a di ng E dg e P er f or m a nc e

F ea t u r es

• 320 MHz Internal Performance

• 3.7 ns Clock-to-Out (Pin-to-Pin)

• 0.1 ns Input Set-Up

• 0.25 ns Clock Skew

Sp e ci f ic at ion s

• 66 MHz PCI

• CPLD and FPGA Integration

• Single Chip Solution

• 100% Resource Utilization with 100% Pin Locking

• 3.3V Operation with 5.0V Input Tolerance

• Very Low Power Consumption

• Deterministic, User-Controllable Timing

• Unique In-System Diagnostic and Debug capability with

Silicon Explorer II

• Boundary Scan Testing in Compliance with IEEE Standard

1149.1 (JTAG)

• Secure Programming Technology Prevents Reverse

Engineering and Design Theft

• 12,000 to 48,000 System Gates

• Up to 249 User-Programmable I/O Pins

• Up to 1080 Flip-Flops

• 0.35µ CMOS

S X P r od u c t P ro fi l e

A54SX08

Capacity

Typical Gates

System Gates

Logic Modules

Combinatorial Cells

Maximum User I/Os

Clocks

JTAG

PCI

Clock-to-Out

Input Set-Up (External)

Speed Grades

Temperature Grades

Packages (by pin count)

PLCC

PQFP

VQFP

TQFP

PBGA

FBGA

8,000

12,000

768

512

256

130

Yes

—

3.7 ns

0.8 ns

Std, –1, –2, –3

C, I, M

208

100

144, 176

—

144

A54SX16

16,000

24,000

1,452

924

528

175

Yes

—

3.9 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

176

—

A54SX16P

16,000

24,000

1,452

924

528

175

Yes

4.4 ns

0.5 ns

Std, –1, –2, –3

C, I, M

—

208

100

144, 176

—

A54SX32

32,000

48,000

2,880

1800

1,080

249

Yes

—

4.6 ns

0.1 ns

Std, –1, –2, –3

C, I, M

—

208

—

144, 176

313, 329

—

June 2003

Recommended Resources

Relay fixed time overcurrent protection circuit b

CR1 series soft starter has no contactor but an intermediate relay circuit

Internal structure of MC1411 series Darlington current driverc

Photodiode relay

Two-speed motor 2Y wiring method

Computer motherboard circuit diagram 830_41

How can I import ADI's SPICE model into MultiSim?: Hello everyone: I downloaded the AD637 SPICE Macro Model from the ADI website below and got a cir file. How can I import it into MultiSim? Thank you. [url=http://www.analog.com/en/special-linear-funct...; PSIR ADI Reference Circuit

Please advise: What is the meaning of the .reset segment in the C language of 2812 and its location in the memory: Question 1: When downloading a program for simulation debugging or running it offline after burning it to FLASH, does the program have to execute the series of processes of "reset from 0X3F FFC0 → exe...; xiongbg Microcontroller MCU

[Video sharing] Engineer It series (I) Temperature factors to consider when selecting integrated motor drives: Hello everyone~~ Today I share with you a video that explains what to consider when choosing an integrated motor driver from the perspective of temperature control. I hope it will be helpful for your ...; 德州仪器_视频 Analogue and Mixed Signal

I want to monitor the operation of compressed files, how can I do it? Please give me some ideas: I want to record the name of a file if there is a compression operation on it in the program. How can I do this?...; alywang Embedded System

Transfer 4 network cameras, with PTZ, only 4* yuan: 4 cameras for sale at a bargain price, 49.8 yuan each, brand new with pan/tilt head, can be used with just an internet cable and a 12V power supply, you can use this camera to see what's going on at h...; rogerangel Buy&Sell

Open source ISP-VB6 source code, only supports AT89S51/AT89S52: ISP-VB6.0 source code for AT89S51 and AT89S52. There is no confidentiality button, please avoid it if you are an enterprise user. There is no erase button either, please create an empty .HEX file to e...; xu__changhua 51mcu

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components