7450DCQR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 7450DCQR

7450DCQR: DescriptionAND-OR-Invert Gate, TTL, CDIP14,; Categorylogic logic; File Size113KB，2 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

7450DCQR Overview

AND-OR-Invert Gate, TTL, CDIP14,

7450DCQR Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
package instruction	DIP, DIP14,.3
Reach Compliance Code	compliant
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
Logic integrated circuit type	AND-OR-INVERT GATE
MaximumI(ol)	0.016 A
Humidity sensitivity level	2A
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
power supply	5 V
Maximum supply current (ICC)	14 mA
Prop。Delay @ Nom-Sup	22 ns
Schmitt trigger	NO
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Base Number Matches	1

Preview

Download Datasheet

View All

7450DCQR Related Products

	7450DCQR	5450DMQB	7450DCQM	7450FCQM	7450FCQR	74H50FCQM	74H50FCQR	7450PCQM	7450PCQR	5962-01-318-3385
Description	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDIP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, CDFP14,	AND-OR-Invert Gate, TTL, PDIP14,	AND-OR-Invert Gate, TTL, PDIP14,	AND-OR-Invert Gate, TTL, CDFP14,
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
Reach Compliance Code	compliant	unknown	compliant	compliant	compliant	compliant	compliant	compliant	unknown	compliant
package instruction	DIP, DIP14,.3	-	DIP, DIP14,.3	DFP, FL14,.3	DFP, FL14,.3	DFP, FL14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3
JESD-30 code	R-XDIP-T14	R-XDIP-T14	R-XDIP-T14	R-XDFP-F14	-	R-XDFP-F14	R-XDFP-F14	R-PDIP-T14	R-PDIP-T14	R-XDFP-F14
JESD-609 code	e0	e0	e0	e0	-	e0	e0	e0	e0	-
Logic integrated circuit type	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	-	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE	AND-OR-INVERT GATE
MaximumI(ol)	0.016 A	-	0.016 A	0.016 A	-	0.02 A	0.02 A	-	-	0.02 A
Humidity sensitivity level	2A	2A	2A	2A	-	2A	2A	2A	2A	2A
Number of terminals	14	14	14	14	-	14	14	14	14	14
Maximum operating temperature	70 °C	125 °C	70 °C	70 °C	-	125 °C	125 °C	70 °C	70 °C	125 °C
Package body material	CERAMIC	CERAMIC	CERAMIC	CERAMIC	-	CERAMIC	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC
encapsulated code	DIP	DIP	DIP	DFP	-	DFP	DFP	DIP	DIP	DFP
Encapsulate equivalent code	DIP14,.3	DIP14,.3	DIP14,.3	FL14,.3	-	FL14,.3	FL14,.3	DIP14,.3	DIP14,.3	FL14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	FLATPACK	-	FLATPACK	FLATPACK	IN-LINE	IN-LINE	FLATPACK
Peak Reflow Temperature (Celsius)	250	250	250	250	-	250	250	250	250	250
power supply	5 V	5 V	5 V	5 V	-	-	-	5 V	5 V	-
Prop。Delay @ Nom-Sup	22 ns	-	22 ns	22 ns	-	11 ns	11 ns	-	-	11 ns
Schmitt trigger	NO	NO	NO	NO	-	NO	NO	NO	NO	NO
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	-	-	-	5 V	5 V	-
surface mount	NO	NO	NO	YES	-	YES	YES	NO	NO	YES
technology	TTL	TTL	TTL	TTL	-	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	COMMERCIAL	COMMERCIAL	-	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	FLAT	-	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	1.27 mm	-	1.27 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	30	30	30	-	30	30	30	30	30
Maker	-	Fairchild	-	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild	Fairchild
Certification status	-	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	-	Not Qualified	-	Not Qualified

Recommended Resources

Tutorial on voice control switch circuit e

SIPMOS transistor complementary Darlington control circuit

High-precision linear voltage-to-frequency converter circuit

Protection circuit diagram using field effect transistors

STK1039 power amplifier circuit

Power failure monitoring circuit (power supply accessible)

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components