EEWORLDEEWORLDEEWORLD

Part Number

Search

AS7C251MPFD18A-166TQI

Description
Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
Categorystorage    storage   
File Size510KB,19 Pages
ManufacturerIntegrated Silicon Solution ( ISSI )
Download Datasheet Parametric Compare View All

AS7C251MPFD18A-166TQI Overview

Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100

AS7C251MPFD18A-166TQI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Parts packaging codeQFP
package instructionLQFP,
Contacts100
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time3.5 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PQFP-G100
JESD-609 codee0
length20 mm
memory density18874368 bit
Memory IC TypeSTANDARD SRAM
memory width18
Number of functions1
Number of terminals100
word count1048576 words
character code1000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1MX18
Package body materialPLASTIC/EPOXY
encapsulated codeLQFP
Package shapeRECTANGULAR
Package formFLATPACK, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width14 mm
Base Number Matches1
February 2005
®
AS7C251MPFD18A
2.5V 1M x 18 pipelined burst synchronous SRAM
Features
Organization: 1,048,576 x18 bits
Fast clock speeds to 166 MHz
Fast clock to data access: 3.5/3.8 ns
Fast OE access time: 3.5/3.8 ns
Fully synchronous register-to-register operation
Double-cycle deselect
Asynchronous output enable control
Available 100-pin TQFP package
Individual byte write and global write
Multiple chip enables for easy expansion
2.5V core power supply
Linear or interleaved burst control
Snooze mode for reduced power-standby
Common data inputs and data outputs
Logic block diagram
LBO
CLK
ADV
ADSC
ADSP
A[19:0]
CLK
CS
CLR
Burst logic
Q
20
CS
Address
D
20
18 20
1M
x
18
Memory
array
18
18
register
CLK
GWE
BW
b
BWE
BW
a
CE0
CE1
CE2
D
DQb
Q
CLK
D
DQa
Q
Byte Write
registers
Byte Write
registers
CLK
D
2
OE
CE
CLK
D
ZZ
Enable
register
Q
Output
registers
CLK
Input
registers
CLK
Power
down
Enable
Q
delay
register
CLK
OE
18
DQ[a,b]
Selection guide
-166
Minimum cycle time
Maximum clock frequency
Maximum clock access time
Maximum operating current
Maximum standby current
Maximum CMOS standby current (DC)
6
166
3.5
290
85
40
-133
7.5
133
3.8
270
75
40
Units
ns
MHz
ns
mA
mA
mA
2/10/05, v. 1.2
Alliance Semiconductor
1 of 19
Copyright © Alliance Semiconductor. All rights reserved.

AS7C251MPFD18A-166TQI Related Products

AS7C251MPFD18A-166TQI AS7C251MPFD18A-133TQC AS7C251MPFD18A-133TQCN AS7C251MPFD18A-166TQCN AS7C251MPFD18A-166TQIN AS7C251MPFD18A-133TQI AS7C251MPFD18A-166TQC
Description Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100 Standard SRAM, 1MX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100 Standard SRAM, 1MX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100 Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100 Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, LEAD FREE, TQFP-100 Standard SRAM, 1MX18, 3.8ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100 Standard SRAM, 1MX18, 3.5ns, CMOS, PQFP100, 14 X 20 MM, TQFP-100
Is it lead-free? Contains lead Contains lead Lead free Lead free Lead free Contains lead Contains lead
Is it Rohs certified? incompatible incompatible conform to conform to conform to incompatible incompatible
Parts packaging code QFP QFP QFP QFP QFP QFP QFP
package instruction LQFP, LQFP, LQFP, LQFP, LQFP, LQFP, LQFP,
Contacts 100 100 100 100 100 100 100
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant
ECCN code 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A 3A991.B.2.A
Maximum access time 3.5 ns 3.8 ns 3.8 ns 3.5 ns 3.5 ns 3.8 ns 3.5 ns
Other features PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE PIPELINED ARCHITECTURE
JESD-30 code R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100 R-PQFP-G100
JESD-609 code e0 e0 e3 e3 e3 e0 e0
length 20 mm 20 mm 20 mm 20 mm 20 mm 20 mm 20 mm
memory density 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit 18874368 bit
Memory IC Type STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM STANDARD SRAM
memory width 18 18 18 18 18 18 18
Number of functions 1 1 1 1 1 1 1
Number of terminals 100 100 100 100 100 100 100
word count 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words 1048576 words
character code 1000000 1000000 1000000 1000000 1000000 1000000 1000000
Operating mode SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS SYNCHRONOUS
Maximum operating temperature 85 °C 70 °C 70 °C 70 °C 85 °C 85 °C 70 °C
organize 1MX18 1MX18 1MX18 1MX18 1MX18 1MX18 1MX18
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LQFP LQFP LQFP LQFP LQFP LQFP LQFP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE FLATPACK, LOW PROFILE
Parallel/Serial PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL PARALLEL
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED 245 245 245 NOT SPECIFIED NOT SPECIFIED
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 1.6 mm 1.6 mm 1.6 mm 1.6 mm 1.6 mm 1.6 mm 1.6 mm
Maximum supply voltage (Vsup) 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V 2.625 V
Minimum supply voltage (Vsup) 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V 2.375 V
Nominal supply voltage (Vsup) 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V 2.5 V
surface mount YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL COMMERCIAL COMMERCIAL COMMERCIAL INDUSTRIAL INDUSTRIAL COMMERCIAL
Terminal surface TIN LEAD TIN LEAD MATTE TIN MATTE TIN MATTE TIN TIN LEAD TIN LEAD
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm 0.65 mm
Terminal location QUAD QUAD QUAD QUAD QUAD QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED 30 30 30 NOT SPECIFIED NOT SPECIFIED
width 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm 14 mm
Base Number Matches 1 1 1 1 1 - -
Maker - Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI ) - Integrated Silicon Solution ( ISSI ) Integrated Silicon Solution ( ISSI )
Practical Guide for Motor Application Development - Based on WildFire STM32 Full Series Development Board
Motor is an electrical device used to convert electrical energy into mechanical energy, commonly known as a motor. Its main function is to generate driving torque as a power source for electrical appl...
arui1999 Download Centre
6~20GHz broadband low noise medium power amplifier
This paper introduces the development of a 6~20GHz microwave broadband low-noise, medium-power amplifier. Using microwave broadband matching and CAD technology, an amplifier that meets the requirement...
JasonYoo Analog electronics
I want to make a video processing embedded system based on FPGA, and also be able to implement my own watermark algorithm. Please give me some ideas!! Thank you
I hope to make an embedded video processing system, of course the lower the cost the better, I have no experience in this area before. I hope experts can give me some advice, such as what chips or wre...
cd0054115 Embedded System
Video frame synchronization
I am currently working on a frame synchronization product. I have searched the relevant principles online, but there are still some things I don't understand: 1: Are the points where digital video is ...
zhuxinyu2008 FPGA/CPLD
tmp006 issue
When debugging the tmp006 infrared temperature measurement chip, I encountered a strange phenomenon. The chip's sensitivity to light is stronger than heat? There is no change when it is placed in fron...
mario813 Analogue and Mixed Signal
Ask a question
input for the clock signal: 0.0 to 4.0 Mbits/s Can we read the frequency of the clock signal from this sentence? This is the description of the clock signal in LCD 5510. Can anyone explain it to me? :...
xiha FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2685  1027  700  610  315  55  21  15  13  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号