EEWORLDEEWORLDEEWORLD

Part Number

Search

ACTS280K

Description
ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14
Categorylogic    logic   
File Size57KB,4 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Parametric Compare View All

ACTS280K Overview

ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14

ACTS280K Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codeunknown
Other featuresODD/EVEN PARITY GENERATOR
seriesACT
JESD-30 codeR-CDFP-F14
Logic integrated circuit typePARITY GENERATOR/CHECKER
Number of digits9
Number of functions1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
Package shapeRECTANGULAR
Package formFLATPACK
Certification statusNot Qualified
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formFLAT
Terminal locationDUAL
Base Number Matches1
ACTS280MS
January 1996
Radiation Hardened 9-Bit Odd/
Even Parity Generator Checker
Pinouts
14 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR, CDIP2-T14,
LEAD FINISH C
TOP VIEW
I6 1
I7 2
NC 3
I8 4
EVEN 5
ODD 6
GND 7
14 VCC
13 I5
12 I4
11 I3
10 I2
9 I1
8 I0
Features
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96720 and Intersil’ QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
• Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current
1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . . 24ns (Max), 16ns (Typ)
14 PIN CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR, CDFP3-F14
LEAD FINISH C
TOP VIEW
I6
I7
NC
I8
EVEN
ODD
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
I5
I4
I3
I2
I1
I0
Description
The Intersil ACTS280MS is a Radiation Hardened 9-bit odd/even parity
generator checker device. Both odd and even parity outputs are available
for generating or checking parity for words up to 9 bits long. Even parity
is indicated (EVEN output high) when an even number of data inputs are
high. Odd parity is indicated (ODD output high) when an odd number of
data inputs are high. Parity checking for larger words can be accom-
plished by tying EVEN output to any input of an additional ACTS280MS.
The ACTS280MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS280MS is supplied in a 14 lead Ceramic Flatpack (K suffix) or
a Ceramic Dual-In-Line Package (D suffix).
Ordering Information
PART NUMBER
5962F9672001VCC
5962F9672001VXC
ACTS280D/Sample
ACTS280K/Sample
ACTS280HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
25
o
C
25
o
C
25
o
C
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic Flatpack
14 Lead SBDIP
14 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518827
3569.1

ACTS280K Related Products

ACTS280K 5962F9672001VCC 5962F9672001VXC ACTS280HMSR
Description ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, UUC13
package instruction , DIP, DIP14,.3 DFP, FL14,.3 DIE,
Reach Compliance Code unknown not_compliant not_compliant unknown
series ACT ACT ACT ACT
JESD-30 code R-CDFP-F14 R-CDIP-T14 R-CDFP-F14 S-XUUC-N16
Logic integrated circuit type PARITY GENERATOR/CHECKER PARITY GENERATOR/CHECKER PARITY GENERATOR/CHECKER PARITY GENERATOR/CHECKER
Number of digits 9 9 9 9
Number of functions 1 1 1 1
Number of terminals 14 14 14 16
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED UNSPECIFIED
Package shape RECTANGULAR RECTANGULAR RECTANGULAR SQUARE
Package form FLATPACK IN-LINE FLATPACK UNCASED CHIP
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V
surface mount YES NO YES YES
technology CMOS CMOS CMOS CMOS
Terminal form FLAT THROUGH-HOLE FLAT NO LEAD
Terminal location DUAL DUAL DUAL UPPER
Maximum operating temperature 125 °C 125 °C 125 °C -
Minimum operating temperature -55 °C -55 °C -55 °C -
Temperature level MILITARY MILITARY MILITARY -
Base Number Matches 1 1 1 -
Parts packaging code - DIP DFP DIE
Contacts - 14 14 16
encapsulated code - DIP DFP DIE
propagation delay (tpd) - 24 ns 24 ns 24 ns
Filter level - MIL-PRF-38535 Class V MIL-PRF-38535 Class V MIL-PRF-38535 Class V
total dose - 300k Rad(Si) V 300k Rad(Si) V 300k Rad(Si) V
Linux self-study notes (Part 3) Linux system startup process
[align=left][color=rgb(51, 51, 51)][backcolor=rgb(255, 255, 255)][font="][size=13px]The startup process of the Linux system can be divided into 5 stages: [/size][/font][/backcolor][/color][/align][lis...
兰博 Embedded System
MSP430G2553 external power supply problem, please help
I wrote a program for nrf24L01 using MSP430 Launchpad (the chip is G2553), and there is no problem using two Launchpads to communicate with each other. But when I take the chip off the Launchpad, put ...
小朱腾云驾雾 Microcontroller MCU
Conductivity
This is a finished product. I spent two days to imitate it. There is only a schematic diagram. It has been tested and can be used....
linxue968 DIY/Open Source Hardware
VISHAY-Series Field Effect Transistor Shenzhen Xindeyi Electronics Co., Ltd.
⊙ 全系统场数学管,MOSFET: SI1012R SI6469DQ-T1-E3 SI4488DY-T1-E3 SUB50P0513LT SI1012X SI6473DQ SI4490DY-T1-E3 SUB60N0415LT SI1013R SI6473DQ-T1-E3 SI4496DY-T1-E3 SUB60N0618 SI1013X SI6475DQ SI4500DY-T1-E3 SUB60...
gl2856 Discrete Device
How to use a single-chip microcomputer to control the Epson LX300+ parallel port dot matrix printer to print bitmaps
The printer is LX300+, parallel port dot matrix printer, the microcontroller is Renesas H8S2377, school experiment ~ Now it can print ascii (data is transferred from PC to microcontroller via serial p...
helly Embedded System
Does Platform Builder 6.0 have an auto-complete function?
I am using PB to do BSP transplantation and driver development. Does PB have an auto-complete function? Or "auto-list members" For example, if I type pBSPArgs->, it will automatically list the availab...
huangruihua Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 425  2535  272  1145  2556  9  52  6  24  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号