P83C750PFD datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> P83C750PFD

P83C750PFD: DescriptionMicrocontroller, 8-Bit, MROM, 8051 CPU, 40MHz, CMOS, PDSO24; CategoryThe embedded processor and controller Microcontrollers and processors; File Size1MB，16 Pages; ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.); Websitehttps://www.nxp.com/

Download Datasheet Parametric Compare View All

P83C750PFD Overview

Microcontroller, 8-Bit, MROM, 8051 CPU, 40MHz, CMOS, PDSO24

P83C750PFD Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Philips Semiconductors (NXP Semiconductors N.V.)
package instruction	SSOP, SSOP24,.3
Reach Compliance Code	unknown
bit size	8
CPU series	8051
JESD-30 code	R-PDSO-G24
JESD-609 code	e0
Number of terminals	24
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SSOP
Encapsulate equivalent code	SSOP24,.3
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH
power supply	5 V
Certification status	Not Qualified
RAM (bytes)	64
rom(word)	1024
ROM programmability	MROM
speed	40 MHz
Maximum slew rate	55 mA
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	0.635 mm
Terminal location	DUAL

Preview

Download Datasheet

View All

P83C750PFD Related Products

	P83C750PFD	P87C750EFD	P87C750PFD	P83C750EFD
Description	Microcontroller, 8-Bit, MROM, 8051 CPU, 40MHz, CMOS, PDSO24	Microcontroller, 8-Bit, UVPROM, 8051 CPU, 16MHz, CMOS, PDSO24	Microcontroller, 8-Bit, UVPROM, 8051 CPU, 40MHz, CMOS, PDSO24	Microcontroller, 8-Bit, MROM, 8051 CPU, 16MHz, CMOS, PDSO24
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
package instruction	SSOP, SSOP24,.3	SSOP, SSOP24,.3	SSOP, SSOP24,.3	SSOP, SSOP24,.3
Reach Compliance Code	unknown	unknown	unknown	unknown
bit size	8	8	8	8
CPU series	8051	8051	8051	8051
JESD-30 code	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24	R-PDSO-G24
JESD-609 code	e0	e0	e0	e0
Number of terminals	24	24	24	24
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	SSOP	SSOP	SSOP	SSOP
Encapsulate equivalent code	SSOP24,.3	SSOP24,.3	SSOP24,.3	SSOP24,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH	SMALL OUTLINE, SHRINK PITCH
power supply	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
RAM (bytes)	64	64	64	64
rom(word)	1024	1024	1024	1024
ROM programmability	MROM	UVPROM	UVPROM	MROM
speed	40 MHz	16 MHz	40 MHz	16 MHz
Maximum slew rate	55 mA	22 mA	55 mA	22 mA
Nominal supply voltage	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.635 mm	0.635 mm	0.635 mm	0.635 mm
Terminal location	DUAL	DUAL	DUAL	DUAL

Recommended Resources

One-way energy consumption braking circuit a

Stereo power amplifier output circuit using TDA2004 01

LT1111 boost mode circuit diagram

Low cost fluorescent lamp electronic ballast circuit

Multifunctional power socket circuit

MP3 circuit diagram_torque solution 3

Download gift: 2017 Tektronix Asia Pacific Expert Lecture Series 1: Evolution of high-speed bus technology in big data and cloud storage environment: [size=3][color=DimGray][color=Red][b]Event Overview:[/b][/color] The Asia-Pacific Expert Lecture Hall 2017 is being held in 23 cities across the country. If you are unable to attend the event in perso...; EEWORLD社区 Test/Measurement

Can the input stimulus of the waveform simulation that comes with Quartus10 before be testbench?: Can the waveform simulation provided by Quartus support the testbench as input stimulus?I looked at the input file selection for waveform simulation and found that there was no *.v file suffix....; wstt FPGA/CPLD

TI - MCU - MSP430 User Guide 6 -> CS Clock System: This content is originally created by EEWORLD forum user Qi IC Kan MCU . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the source The ultr...; 骑IC看MCU Microcontroller MCU

Ultrasonic + 1602 display: /*================================================ ============//HC-SRO4 ultrasonic ranging module programUse 12M or 11.0592M crystal oscillator, and use 11.0592M TX signal to trigger RX signal echo.=...; cepoly 51mcu

Allegro--bundle setting problem: As shown in the figure, a group of bundles are automatically generated after setting the Net Group, but how can I change it to go to U1 first and then to U2?...; Shengdong PCB Design

Simple and practical questions: Why is the hex file generated after IAR compilation garbled? They are all correct templates. Please analyze the reasons from multiple aspects....; xinjitmzy ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components