EEWORLDEEWORLDEEWORLD

Part Number

Search

M8340101M50R0FA

Description
TaNFilm Precision DIP Network Commercial and MIL Qualified
File Size424KB,3 Pages
ManufacturerIRC ( TT Electronics )
Websitehttp://www.irctt.com/
Download Datasheet View All

M8340101M50R0FA Overview

TaNFilm Precision DIP Network Commercial and MIL Qualified

TaNFilm
®
Precision DIP Network
Commercial and MIL Qualified
1900 Series
Inherent reliability
MIL-PRF-83401 qualified
Custom configuration available
Bonded leads not susceptible to solder reflow problems
Absolute tolerance to ±0.1% / ratio tolerance to ±0.05%
Absolute TCR to ±15ppm/°C / ratio tracking to ±5ppm/°C
The IRC 1900 Series is the ultimate combination of precision performance, reliability, and long term stability in
a low profile, TaNFilm
®
DIP package. Rugged welded lead construction combined with the inherent passivation
characteristics of tantalum nitride insure superior ongoing performance over the installed life of the part.
Visit our website to view a graphical demonstration of IRC’s TaNFilm
®
reliability and performance features.
Electrical Data
Schematic
Resistance
Range
(Ω)
10 - 49.9
Absolute
Tolerance
F, G, J
F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
B, D, F, G, J
Optional
Ratio
Tolerance
F, G
D, F, G
A, B, D, F, G
A, B, D, F, G
N/A
B, D, F, G
B, D, F, G
B, D, F, G
B, D, F, G
N/A
Absolute TCR
(ppm/°C)
±50; ±100; ±300
±25; ±50; ±100; ±300
±25; ±50; ±100; ±300
±15; ±25; ±50; ±100; ±300
N/A
±300; ±100
±300; ±100; ±50
±25; ±50; ±100; ±300
±15; ±25; ±50; ±100; ±300
N/A
Tracking
TCR
(ppm/°C)
±20
±10
Military
Characteristic
Element
Power
(mW)
A
Commercial
50.0 - 199
200 - 999
1.0K - 400K
N/A
±5
±5
N/A
±50
±20
N/A
250 - 999
1.0K - 200K
±5
±5
N/A
H, K, M
100
H, K, M
200
A
Military
50 - 100K
50 - 149
B
Commercial
150 - 249
B
Military
50 - 70K
Package Specification Data
Schematic
A
B
Package Power
(W)
14-pin
1.4
1.3
16-pin
1.6
1.5
Voltage Rating
Temperature
Range
Substrate
Lead Finish
Gold Plate (60/40
Sn/Pb available)
Noise
PxR not to
_____
exceed 100V
-55°C to +150°C 99.6% Alumina
<-30dB
General Note
IRC reserves the right to make changes in product specification without notice or liability.
All information is subject to IRC’s own data and is considered accurate at time of going to print.
© IRC Advanced Film Division
• 4222 South Staples Street • Corpus Christi Texas 78411 USA
Telephone: 361 992 7900 • Facsimile: 361 992 3377 • Website: www.irctt.com
A subsidiary of
TT electronics plc
1900 Series Issue January 2009 Sheet 1 of 3
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest
FPGA application three levels
FPGA applications can be divided into three levels: circuit design, product design, and system design. 1. System-level application   System-level applications combine FPGA with traditional computer te...
suifeng654456 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 656  1374  1524  1827  1448  14  28  31  37  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号