MAJ-405A-101-3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > MAJ-405A-101-3

Preview

MAJ-405A-101-3: DescriptionCompact SMD Interface Modules; File Size39KB，1 Pages; ManufacturerTalema; Websitehttp://www.talema.com/

Download Datasheet View All

MAJ-405A-101-3 Overview

Compact SMD Interface Modules

Preview

Download Datasheet

View All

ISDN S

Compact SMD Interface Modules

Features

• excellent output characteristics ensure compliance with CCITT.I.430

pulse waveform template when used with recommended IC pairing

• SMD modules are designed for pick and place compatability

• excellent and consistent balance between windings

• modular design maximizes suppression effectivity and transmission

properties

• full compatibility with all common IC's

• manufactured in ISO-9001:2000, TS-16949:2002 and

ISO-14001:2001 certified Talema facility

• fully RoHS compliant and meets lead free reflow level

J-STD-020C

• operating temperature: -40° to 85°C

• storage temperature: -40 to +125°C

Electrical Specifications @ 25°C

Turns Ratio:

Bold

= IC side windings

Compact SMD Modules comply with Basic Insulation Level EN60950, UL1950 and UL1459

Part Number

MAJ-400A-XXX

MAJ-403A-XXX

MAJ-405A-XXX

MAJ-400A-XXX-3

MAJ-403A-XXX-3

MAJ-405A-XXX-3

Basic P/N + Suffix

(Example: MAJ-403A-470

(mH Min)

(µH)

Turns

Ratio

1:1:

1: 1

1:1:

2: 2

1:1:

2.5: 2.5

1:1:

1: 1

1:1:

2: 2

1:1:

2.5: 2.5

(Ohms)

(µH Max)

(mA)

(pF Max)

120

(Ohms)

1.7

1.9

1.7

1.9

(Ohms)

1.7

3.4

4.4

1.7

3.4

4.4

(Vrms)

1500

Schematic

C o mmo n Mo d e C h o k e

-000

-470

-101

-501

-502

No Choke

0.5

100

0.7

500

0.5

5000

2.0

Test Conditions:

Polarity and Turns Ratio: ±1%

Inductance: 30mH minimum, line side windings in series @ 10kHz,100mV

Leakage Inductance: Line side windings in series, IC side windings short circuited @ 100kHz, 100mV

Coupling Capacitance: IC side windings in series to Line side windings in series @ 10kHz, 100mV

Common Mode Choke Inductance: 100kHz, 20mV

Test Voltage: 1.5kV for 2 Sec. - Line side windings in series to IC side windings in series

Standard Packaging:

Tape and Reel

MAJ Compact Chip Module

TALEMA IN

WK/YR

Part Number

Suggested Pad Layout

0.100

(2.54)

0.047

(1.20)

Schematic

0.551 0.472

(14.00) (13.00)

Line

0.787

(20.00)

0° - 8°

0.044

(1.11)

7 x 0.100 (2,54)

0.591 0.374

(15.00) (9.50)

0.700

(17.78)

0.354 0.307

(9.00) (7.80)

0.020 x 0.12

(0.50 x 0.30)

Surface Coplanarity will be 0.004(0.10) maximum

Dimensions: Inches (Millimeters)

Tolerance: ±0.010 (0.25) unless specified otherwise

Germany: Int.+4989-841 00-0 • Ireland: Int.+35 374 - 954 8666 • Czech Rep: Int.+420 377 - 338 351 • India: Int.+91 427 - 244 1325

http://www.talema-nuvotem.com

(10-06) Communications\MAJ

Recommended Resources

Input and output circuit structure of MPD7500G f

The output link of the trigger circuit

Car wiper automatic controller circuit

Typical radio single-tube frequency conversion circuit

HA1384 power amplifier circuit diagram

TGS109 sensor circuit diagram

LED application advantages and existing problems: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] [hide] In the world's electricity usage structure, lighting electricity accounts for about 19% of the total electricity consumpt...; 探路者 Mobile and portable

There are a lot of questions recently, please don't mind.: As shown in the figure below, the reference is the typical schematic diagram of SP232E Attached is the data sheet of SP232E. I want to ask a few basic questions: 1. Is this the end of the connection? ...; 呜呼哀哉 Analog electronics

How to solve the while ((IFG1 & UTXIFG0)==0); stop?: Initialization function: void S_Init() { P6SEL&=~(SCK+SDA+SVCC); //Select P6.3 P6.4 as IO port output, P6.5 input P6DIR|=(SCK+SVCC); P6DIR&=~SDA; BCSCTL1=(XT2OFF+RSEL2); //Turn off XT2, 1MHz DOC DCOCT...; BADBOSS Microcontroller MCU

Top-level modules instantiate a good style: When instantiating the top-level module of Verilog, it is best to annotate the signal input and output, so that it is easy to understand. trn_clk( trn_clk_c ), // I 0 e+ V! r8 j; t1 `3 L.trn_reset_n( ...; eeleader FPGA/CPLD

Application skills/reliability analysis of microcontroller reset circuit: Abstract : This paper summarizes the four widely used single-chip reset circuits, establishes mathematical models for differential and integral reset circuits, and compares their reliability in use. I...; rain MCU

Urgently looking for MSP430 different IO port parallel output problem: I am using the MSP430G2553 microcontroller and am now making a parallel output for a liquid crystal. However, I do not want to use the P1.0 port as the lowest bit output. Instead, I want to use the P2...; 鸟人~ Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components