BU-65145F1-180Z datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BU-65145F1-180Z

BU-65145F1-180Z: DescriptionMicro Peripheral IC; CategoryThe embedded processor and controller Microcontrollers and processors; File Size219KB，24 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BU-65145F1-180Z Overview

Micro Peripheral IC

BU-65145F1-180Z Parametric

Parameter Name	Attribute value
package instruction	,
Reach Compliance Code	compliant
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU)

packaged in a small 1.9" x 2.1"

hybrid. The device is based upon

two DDC custom ICs, which

includes two monolithic bi-polar low

power transceivers and one CMOS

protocol containing data buffers

and timing control logic. It supports

all 13 mode codes for dual redun-

dant operation, any combinaion of

which can be illegalized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series

special features. A 14-bit built-in-

test word register stores RTU infor-

mation, and sends it to the Bus

Controller in response to the Mode

Command Transmit Bit Word. The

BUS-65142 Series performs contin-

uous on-line wraparound self-test,

and provides four error flags to the

host CPU. Inputs are provided for

host CPU control of 6 bits of the

RTU Status Word.

Its small hermetic package, -55°C

to +125°C operating temperature

range, and complete RTU operation

make the BUS-65142 ideal for most

MIL-STD-1553 applications requir-

ing hardware or microprocessor

subsystems.

FEATURES

•

Complete Intergrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version

Available

•

High Reliability Screening

Available

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

Do you know the RF front-end solution that enables LTE global coverage?

One of the temperature switch circuits

linearized thermometer

Circuit diagram for attaching monitoring function to telephone set

An experimental crystal oscillator FM transmitter circuit

Isolated DC voltage detection circuit

If the oct_rzqin pin of the Cyclone V device DDR is not connected to a 100 ohm resistor, will it affect the DDR operation?: I recently used CycloneV FPGA to debug DDR3. When I was drawing the board, I didn't notice the oct_rzqin pin. The pin was in a floating state. I saw in the handbook that this pin should be connected t...; bysg312 FPGA/CPLD

Noise Optimization of Sensor Signal Conditioning Circuits: [font=楷体_GB2312][size=3]Precise signal conditioning and high-resolution measurements are no longer limited to industrial or instrumentation applications. Designers of portable consumer electronic devi...; lixiaohai8211 Sensor

How to draw a box on the back panel of labview?: How to draw a box on the back panel of labview?...; 阳光依旧笑春风 Programming Basics

Domestic HGI ultra-low power MCU is here!: No one recommends Huada's MCU? Then I recommend you to take a look....; cici-1 Domestic Chip Exchange

How to communicate between USART and PC: /********************************************************************************\File name: main.cDescription; For MSP430F149.Asynchronous communication.Version: 4.20.1 sun_seven\********************...; nillht Microcontroller MCU

Design of stopwatch based on FPGA: I just finished the course design, and I'd like to share a stopwatch program. The experimental version is Altera's EP2C5Q208C8, with a 50MHz crystal. The functions are reset, start and stop, and the d...; yz416154664 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components