BUS-65144-400Q datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> BUS-65144-400Q

BUS-65144-400Q: DescriptionMil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, DFP-82; CategoryThe embedded processor and controller Microcontrollers and processors; File Size247KB，26 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-65144-400Q Overview

Mil-Std-1553 Controller, 2 Channel(s), 0.125MBps, CMOS, KOVAR, DFP-82

BUS-65144-400Q Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DFP
package instruction	DFP, FL82,1.6
Contacts	82
Reach Compliance Code	unknown
Address bus width	11
boundary scan	NO
maximum clock frequency	16 MHz
letter of agreement	MIL STD 1553
Maximum data transfer rate	0.125 MBps
External data bus width	16
JESD-30 code	R-XDFP-F82
JESD-609 code	e0
low power mode	NO
Number of serial I/Os	2
Number of terminals	82
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	UNSPECIFIED
encapsulated code	DFP
Encapsulate equivalent code	FL82,1.6
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5,-15 V
Certification status	Not Qualified
Maximum seat height	4.6 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
uPs/uCs/peripheral integrated circuit type	SERIAL IO/COMMUNICATION CONTROLLER, MIL-STD-1553
Base Number Matches	1

Preview

Download Datasheet

View All

BU-65142 and BUS-65142 SERIES*

MIL-STD-1553 DUAL REDUNDANT

REMOTE TERMINAL HYBRID

DESCRIPTION

The BUS-65142 Series is a com-

plete dual redundant MIL-STD-

1553 Remote Terminal Unit (RTU).

The device is based upon two DDC

custom ICs, which includes two

monolithic bi-polar low power trans-

ceivers and one CMOS protocol

containing data buffers and timing

control logic. It supports all 13 mode

codes for dual redundant operation,

any combination of which can be ille-

galized.

Parallel data transfers are accom-

plished with a DMA type handshak-

ing, compatible with most CPU

types. Data transfers to/from mem-

ory are simplified by the latched

command word and word count out-

puts.

Error detection and recovery are

enhanced by BUS-65142 Series spe-

cial features. A 14-bit built-in-test

word register stores RTU information,

and sends it to the Bus Controller in

response to the Mode Command

Transmit Bit Word. The BUS-65142

Series performs continuous on-line

wraparound self-test, and provides

four error flags to the host CPU.

Inputs are provided for host CPU con-

trol of 6 bits of the RTU Status Word.

Its

small

hermetic

package,

-55°C to +125°C operating tempera-

ture range, and complete RTU opera-

tion make the BUS-65142 ideal for

most MIL-STD-1553 applications

requiring hardware or microprocessor

subsystems.

FEATURES

•

Complete Integrated Remote

Terminal Including:

–Dual Low-Power Transceivers

–Complete RT Protocol

•

Multiple Ordering Options;

+5V (Only), +5V/-15V, and +5V/-12V

•

Direct Interface to Systems With

No Processor

•

Radiation Tolerant Version

Available

•

Space Qualified Version Available

•

High Reliability Screening Available

(Note:

BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.

BU-65142 is NOT recommended for new design, consult factory or local representative for more information)

DATA

BUS A

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

BUFFER

DB0-DB15

BUF ENA

DTREQ

DTGRT

DTACK

DTSTR

R/W

WATCHDOG

TIMEOUT

TRANSFER

CONTROLS

DATA

BUS B

TRANSCEIVER

ENCODER/

DECODER

BIT

PROCESSOR

CURRENT

WORD

COUNTER

PROTOCOL

SEQUENCER

AND

CONTROL

LOGIC

A0-A4

A5-A10

DAT/CMD

ILL CMD (ME)

SS REQ

ADBC

RT FLAG

SS BUSY

SS FLAG

MESS ERR

RT FAIL

HS FAIL

RTADD ERR

NBGT

INCMD

BITEN

STATEN

GBR

COMMAND

LATCH

RT ADDRESS

PARITY

STATUS

16 MHz CLOCK

ERROR FLAGS

TIMING FLAGS

DDC CUSTOM CHIP

FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM

1988, 1999 Data Device Corporation

Recommended Resources

"clairvoyance" charger circuit diagram

LT1086 application circuit diagram

Crystal diode-capacitor double boost circuit (2)

Function generator circuit diagram that generates three waveforms simultaneously

60h timing circuit

875p computer motherboard circuit diagram_037

Zigbee Basic Experiment (1) - Controlling LED via Interrupt: Through this experiment, you will know clearly how to capture an external interrupt and the processing flow after CC2530 captures an external interrupt. The new registers learned in this experiment ar...; wateras1 RF/Wirelessly

The essential difference between smclk and aclk: [i=s] This post was last edited by paulhyde on 2014-9-15 03:04 [/i] In my program, the pwm period is wrong when I select aclk, but it is correct when I select smclk. Why? ?...; 木子筱 Electronics Design Contest

80% new JENNIC 5139 development kit, market price 5000, current price 1600, urgent sale: Included: (1) 5 wireless transceiver nodes, one of which can capture packets (2) 2 JENNIC imported original JN5139-Z01-M00 ZigBee modules (3) Writer, all software kits and tutorials I am located in Be...; byronchris Buy&Sell

About temperature and humidity sensor am2301: I wrote a program, but the digital tube displays all 0s. Why can't the sensor transmit data correctly? I refer to the program of am2301 on the Internet, and I made almost no changes....; 不忘功夫梦 Microchip MCU

The hilarious humor of the hotel lady (ZT): [font=宋体][size=11.5pt]1. My colleague went on a business trip to another city. The local colleagues were very hospitable. That night, they held a banquet in a private room of a special hotel. After mo...; thtlj Talking

Could you please help me to look at the internal SRAM?: I am a beginner. I have synthesized an internal single-port RAM through software, but I don't know how to call it? module ram ( address, clock, data, wren, q); Can you write a program to implement the...; maxcio FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components