EEWORLDEEWORLDEEWORLD

Part Number

Search

CS10FREQ2DJA-UT

Description
QUARTZ CRYSTAL RESONATOR, 14 MHz - 50 MHz, ROHS COMPLIANT, CERAMIC, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size848KB,2 Pages
ManufacturerCITIZEN
Websitehttp://ce.citizen.co.jp/e/index.html
Environmental Compliance
Download Datasheet Parametric View All

CS10FREQ2DJA-UT Overview

QUARTZ CRYSTAL RESONATOR, 14 MHz - 50 MHz, ROHS COMPLIANT, CERAMIC, SMD, 2 PIN

CS10FREQ2DJA-UT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, CERAMIC, SMD, 2 PIN
Reach Compliance Codeunknown
Other featuresAT CUT CRYSTAL; TAPE AND REEL
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level50 µW
frequency stability0.001%
frequency tolerance20 ppm
Manufacturer's serial numberCS10
Installation featuresSURFACE MOUNT
Maximum operating frequency50 MHz
Minimum operating frequency14 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
physical sizeL6.0XB3.5XH1.0 (mm)/L0.236XB0.138XH0.039 (inch)
Series resistance50 Ω
surface mountYES
Base Number Matches1
Little surprise! Received the Ferroelectric Development Board
[local]4[/local] Thank you EEWORLD, thank you TI!...
ming1006 Microcontroller MCU
Foreigners write a thesis on class D audio amplifier design
A_Class_D_Audio_Amplifier, a thesis written by a foreigner...
linda_xia Analog electronics
FPGA Getting Started ABCs: Coding Style
[if gte mso 9]>Normal07.8 磅02falsefalsefalseMicrosoftInternetExplorer4Let me say a few words off topic first. Regarding the code style part, I tried very hard to write this part well. I revised it 4 t...
tx_xy FPGA/CPLD
Please ignore the points
Just for points...
wisper Embedded System
PCB experience
First time posting, please advise...
kaka22 PCB Design
can't open Verilog Design File
Error (10054): Verilog HDL File I/O error at moire_data.v(9): can't open Verilog Design File "E:kaifabanFPGAprojectmoire_datamoire_data1.txt" The above error always occurs when compiling. The file to ...
yjm19860704 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 797  1705  2355  2449  1568  17  35  48  50  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号