EEWORLDEEWORLDEEWORLD

Part Number

Search

CM4-A3-B3-C350-FREQD18

Description
Parallel - Fundamental Quartz Crystal, 16MHz Min, 40MHz Max
CategoryPassive components    Crystal/resonator   
File Size54KB,1 Pages
ManufacturerCardinal Components
Environmental Compliance  
Download Datasheet Parametric View All

CM4-A3-B3-C350-FREQD18 Overview

Parallel - Fundamental Quartz Crystal, 16MHz Min, 40MHz Max

CM4-A3-B3-C350-FREQD18 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.003%
frequency tolerance30 ppm
load capacitance18 pF
Manufacturer's serial numberCM4
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency40 MHz
Minimum operating frequency16 MHz
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
physical sizeL7.8XB3.2XH4.5 (mm)
surface mountNO
Base Number Matches1
CARDINAL COMPONENTS
Ultra-Miniature Crystals
Cardinal’s ultra-miniature crystals are a smaller alternative to the standard HC-49
package where applications require compact board space. They are perfect for
applications requiring tight tolerances over wide temperature ranges.
Series CM1
CM4
CM5
Part Numbering Example: CM1 Z - A1 - B2 - C2 50 - 7.0 D18 - 3
CM1
Z
A1*
B2
C2
50
7.0
D18
-3
SERIES ADDED FEATURES OPERATING TEMP. STABILITY TOLERANCE RESISTANCE FREQUENCY LOAD CAP.
OVERTONE
CM1
D16,18,20,ETC. BLANK: FUND.
BLANK = BULK PACK A0 = -10°C ~ +60°C B1 = ±100 C1 = ±100 SEE CHART
CM4
-3: 3rd OT
BELOW
DS = SERIES
Z = TAPE AND REEL A1 = -10°C ~ +70°C B2 = ± 50 C2 = ± 50
CM5
-5: 5th OT
A2 = -40°C ~ +85°C B3 = ± 30 C3 = ± 30
-7: 7th OT
A3 = -55°C ~ +125°C B4 = ± 10 C4 = ± 10
-BT: BT Cut
*NOTE:
The above ABC combinations cover basic specification options. We tailor our crystal specifications
to meet customer requirements. Please contact our sales department if you don’t see exactly what you need.
Specifications:
Frequency Range:
Operating Temperature:
10.000 ~ 175.000 MHz
-10°C ~ + 70°C
-40°C ~ + 85°C
-55°C ~ + 125°C
±100
± 50
± 30
± 10
±100
± 50
± 30
± 10
ppm
ppm
ppm
ppm
ppm
ppm
ppm
ppm
CM1
Standard
CM4
Frequency Stability:
Standard
Frequency Tolerance:
(at 25°C)
Standard
Load Capacitance:
Resistance:
Standard:
Standard 18 pF or series.
Please specify your required load.
Maximum resistance corresponds to frequency.
See chart below.
Mode: Fundamental, 3rd, 5th, or 7th Overtone
Shunt Capacitance: 7 pF Max
Aging: ± 5 ppm/year
Drive Level: 1.0 mW Max
Third lead
Insulator pads
Tape and Reel (1K per Reel)
CM5
Optional Features:
Note 1: Not all combinations of the above tolerances, stabilities, and temperature
ranges are available. Consult the factory if your requirement is not standard.
Resistance Chart:
All resistances are maximum values.
EQUIVALENT SERIES RESISTANCE (ESR), MODE OF OPERATION (MODE), AND CUT
CM1
Frequency MHz
7.000~15.999
16.000~40.000
30.000~90.000
70.000~150.000
ESR(Ω)
50 Max
40 Max
70 Max
100 Max
Mode
Fund.
Fund.
Third OT
Fifth OT
CM4 & CM5
Frequency MHz
10.000~15.999
16.000~40.000
30.000~90.000
70.000~175.000
ESR (Ω)
60 Max
50 Max
80 Max
120 Max
Mode/cut
Fundamental
Fundamental
Third Overtone
Fifth Overtone
Cardinal Components, Inc., 155 Rt. 46 W, Wayne, NJ. 07470 TEL: (973)785-1333 FAX: (973)785-0053
http://www.cardinalxtal.com
E-Mail: cardinal@cardinalxtal.com
15
Help with understanding of FPGA generating FSK modulation signal
( 5 ) Both channels can generate FSK modulation waves. The frequency of the internal modulation signal is no more than 10Hz , the upper side frequency is 12kHz , and the lower side frequency is 8kHz ;...
523335234 FPGA/CPLD
Ultrasound ECG Medical Electronics Related Information Sharing
Study materials and papers, share with everyone. [[i] This post was last edited by smart_shan on 2013-9-2 09:25 [/i]]...
smart_shan Medical Electronics
Is the '*' symbol in Verilog considered a multiplier?
Does a '*' in a Verilog formula mean that a multiplier is used? If there is a '*' sign in the array, does it count as using a multiplier? The following statement: ref_line0_data[0*36+:36];...
1nnocent FPGA/CPLD
【Qinheng RISC-V core CH582】Evaluation summary
According to the submitted evaluation plan: 1. Unboxing and hardware appreciation 2. Development environment construction and data collection and download 3. Official routine evaluation of the develop...
kit7828 Domestic Chip Exchange
AVR MCU proteus simulation
The source file (c file) cannot be downloaded during simulation. Please help....
加油费 Microchip MCU
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full)
PPT of the Analog Electronic Technology Textbook edited by Yang Suxing (full version)...
bqgup Creative Market

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1508  797  819  1819  1506  31  17  37  13  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号