DM54LS244J datasheet, PDF - EEWORLD Datasheet

DM54LS244J: DescriptionIC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,CERAMIC; Categorylogic logic; File Size159KB，3 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

DM54LS244J Overview

IC,BUFFER/DRIVER,DUAL,4-BIT,LS-TTL,DIP,20PIN,CERAMIC

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP20,.3
Reach Compliance Code	unknown
Control type	ENABLE LOW
JESD-30 code	R-XDIP-T20
JESD-609 code	e0
Logic integrated circuit type	BUS DRIVER
Number of digits	4
Number of functions	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Base Number Matches	1

Share: Regarding the 2021 eSports race, you must be familiar with these!: [i=s]This post was last edited by Jacktang on 2021-8-22 13:18[/i]...; Jacktang Electronics Design Contest

Is working mode 3 of 51 timer redundant?: Working mode 3 is to split T0 into two 8-bit timers, but T1 cannot be used. Working mode 2 is to use T0 and T1 as two 8-bit timers, and the base can still be preset. Why add 3? ? ?...; ysbqw Embedded System

Please tell me how to use external expansion RAM on LM3S: I recently selected an LM3S2B93 for a project. As the program occupies a lot of data, the RAM on the chip itself is not enough, so I used EPI to expand an external RAM. Because I used the C environmen...; timeseeker Microcontroller MCU

Can I ask about calling assembly in C language?: [i=s] This post was last edited by dontium on 2015-1-23 13:40[/i] void ToggleHOLDx(int channel){GpioDataRegs.GPFCLEAR.all=channel; //Test clearasm( \" RPT #25 || NOP\" ;for(int n=0;nGpioDataRegs.GPFSE...; Anna2007 Analogue and Mixed Signal

Unforgettable 2017+Looking back: Time really flies. Now looking back at what I did in 2017, most of it is already fuzzy and I can’t remember the details. The older I get, the more I understand the importance of brain capacity! In 201...; 冒险武者 Talking

The company offers generous salary: Our company in Shanghai is looking for an FPGA design verification engineer with more than 3 years of work experience. The salary is very good, and there is an opportunity to go to the United States f...; HDLWorld FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components