P5CD012UE datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> P5CD012UE

P5CD012UE: DescriptionSecure dual interface and contact PKI smart card controller; CategoryThe embedded processor and controller Microcontrollers and processors; File Size61KB，18 Pages; ManufacturerNXP; Websitehttps://www.nxp.com

Download Datasheet Parametric View All

P5CD012UE Overview

Secure dual interface and contact PKI smart card controller

P5CD012UE Parametric

Parameter Name	Attribute value
Maker	NXP
Parts packaging code	WAFER
package instruction	WAFER
Reach Compliance Code	compli
JESD-30 code	R-XUUC-N
Package body material	UNSPECIFIED
encapsulated code	DIE
Package shape	RECTANGULAR
Package form	UNCASED CHIP
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Terminal form	NO LEAD
Terminal location	UPPER
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR CIRCUIT

Preview

Download Datasheet

View All

P5Cx012/02x/40/73/80/144

family

Secure dual interface and contact PKI smart card controller

Rev. 03 — 24 January 2008

Objective short data sheet

1. General description

1.1 SmartMX family approach

The new CMOS14 SmartMX family members feature a modular set of devices with:

•

12 KB to 144 KB EEPROM

200 KB user ROM

6144 B RAM

High-performance secured Public Key Infrastructure (PKI) coprocessor (RSA, ECC)

Secured dual/triple-DES coprocessor

Secured AES coprocessor

Memory Management Unit (MMU)

ISO/IEC 7816 contact interface

Optional ISO/IEC 14443 A Contactless Interface Unit (CIU)

Optional S

C interface for NFC communication link

5-metal-layer 0.14

µm

CMOS technology

EEPROM with typical 500000 cycles endurance and minimum 20 years retention time

Broad spectrum of delivery types

Optional certiﬁed crypto library modules for RSA, ECC, DES, AES, SHA and PRNG

1.2 SmartMX family properties

The long-term approved SmartMX family features a signiﬁcantly enhanced secure smart

card IC architecture. Extended instructions for Java and C code, linear addressing, high

speed at low power and a universal memory management unit are among many other

improvements added to the classic 80C51 core architecture. The technology transfer step

from 5-metal-layer 0.18

µm

to 5-metal-layer 0.14

µm

CMOS technology offers now even

more advantages in terms of security features, memory resources, crypto coprocessor

calculation speed for RSA and ECC as well as availability of secure hardware support for

2/3-key Digital Encryption Standard (DES) and Advanced Encryption Standard (AES)

operations.

The availability of contact interface, optional contactless or S

C interface enables the easy

implementation of native or open platform and multi-application operating systems in

market segments like e.g. banking, E-passport, ID card, Health Card, secure access, Java

card, Near Field Communication (NFC) connectable mobile hand sets as well as Trusted

Platform Modules (TPM).

NXP Semiconductors

P5Cx012/02x/40/73/80/144 family

Secure dual interface and contact PKI smart card controller

1.3 Naming conventions

Table 1.

Naming conventions

Type of category:

C = PKI controller + Triple-DES coprocessor + AES coprocessor on selected products

Interface options:

C = contact interface - ISO/IEC 7816

D = dual interface - ISO/IEC 7816 + ISO/IEC 14443 contactless interface

N = ISO/IEC 7816 + S

C Interface for NFC

zzz

Amount of non-volatile memory in KB, increasing count for further product options

P5xyzzz SmartMX platform

1.4 Cryptographic hardware coprocessors

1.4.1 FameXE coprocessor

The approved and modular FameXE architecture supports the trend of increasing RSA

keys with faster execution speeds as well as Elliptic Curve Cryptography (ECC) based on

GF(p) or GF(2

) at best performance. FameXE supports RSA with an operand length of

up to 8-kbit (up to 4-kbit with intermediate storage in RAM only).

The FameXE PKI coprocessor supports 192-bit ECC key length that offers the same level

of security as 2048-bit RSA. An ECC GF(2

) based signature, using a 163-bit key can be

executed in less than 30 ms providing a security level comparable to 1024-bit RSA. The

operand size for ECC, supported by FameXE, is only limited by the 2.5 KB size of the

FXRAM. FameXE is easy to use and the ﬂexible interface provides programmers with the

freedom to implement their own cryptology solutions. A secured and CC EAL5+ certiﬁed

crypto library providing a large range of required functions will be available for all devices

in order to support customers in implementing public key-based solutions.

1.4.2 Triple-DES coprocessor

The DES for widely used symmetric encryption is supported by a dedicated, high

performance, highly attack resistant hardware coprocessor. Single DES and triple-DES,

based on two or three DES keys, can be executed within less than 40

µs.

Relevant

standards (ISO/IEC, ANSI, FIPS) and Message Authentication Code (MAC) are fully

supported. A secured crypto library element for DES is available.

1.4.3 AES coprocessor

SmartMX is the ﬁrst smart card microcontroller platform to provide a dedicated high

performance 128-bit parallel processing coprocessor to support secure AES. The

implementation is based on FIPS197 as standardized by the National Institute for

Standards and Technology (NIST), and supports key lengths of 128-bit, 192-bit, and

256-bit with performance levels comparable to DES. AES is the next generation for

symmetric data encryption and recommended successor of DES providing signiﬁcantly

improved security level. A secured crypto library element for AES is available.

P5CX012_02X_40_73_80_144_FAM_SDS_3

Objective short data sheet

Rev. 03 — 24 January 2008

2 of 18

NXP Semiconductors

P5Cx012/02x/40/73/80/144 family

Secure dual interface and contact PKI smart card controller

1.5 SmartMX interfaces

1.5.1 SmartMX contact interface

Operating in accordance with ISO/IEC 7816, the SmartMX contact interface is supported

by a built-in Universal Asynchronous Receiver/Transmitter (UART), which enables data

rates of up to 1 Mbit/s allowing for the automatic generation of all typical baud rates and

supports transmission protocols T = 0 and T = 1. Either one or two additional IOs are

available.

1.5.2 SmartMX contactless interface

The optional contactless interface is fully compatible with ISO/IEC 14443 A as well as

NXP Semiconductors ﬁeld proven MIFARE technology. A dedicated Contactless Interface

Unit (CIU) manages and supports communication using data rates of up to 848 kbit/s. A

true anti-collision method (according to ISO/IEC 14443-3) enables multiple cards to be

handled simultaneously.

The optional MIFARE functionality provided in conﬁgurations B1 (MIFARE 1 KB

emulation) and B4 (MIFARE 4 KB emulation) safeguard the interface compatibility with

any installed MIFARE infrastructure. The ability to run the MIFARE protocol concurrently

with other contactless transmission protocols implemented by the user OS (T = CL or self

deﬁned) enables the combination of new services and existing applications based on

MIFARE (e.g. ticketing) on a single dual interface controller based smart card.

A tutorial software library for ISO/IEC 14443-3 and ISO/IEC 14443-4 is available to

support NXP Semiconductors customers for easy integration of the contactless

technology into current system solutions.

1.5.3 SmartMX S

C interface

The S

C interface is intended for use with NXP Semiconductors NFC circuits (e.g. PN511,

PN531) in order to conﬁgure a secure NFC system, e.g. in mobile hand sets.

Operated both in Contact mode (ISO/IEC 7816) and in S

C mode the user deﬁnes the

ﬁnal function of the controller chip with its operating system. This allows the same level of

security, functionality and ﬂexibility for the contact interface as well as for S

C interface.

The S

C interface is connected to the internal ISO 14443 CIU. The CIU handles the

demodulation and the modulation of the S

C signals in a way that a full contactless

communication via this interface and the NFC IC can be enabled. As the S

C interface is

connected to the CIU the power of the P5CN080/P5CN144 has to be supplied via the

VDD and VSS pads to use the S

C interface. The S

C interface does not need any

software adaptation compared to the normal contactless operation.

Connected to the S

C interface of a NFC IC the device is compatible with existing MIFARE

reader infrastructure and the optional emulation modes of MIFARE 1 KB or MIFARE 4 KB

enable fast system integration and backward compatibility to MIFARE based cards. The

communication on the S

C interface supports both the ISO/IEC 14443 A part 3 and the

ISO/IEC 14443 part 4.

P5CX012_02X_40_73_80_144_FAM_SDS_3

Objective short data sheet

Rev. 03 — 24 January 2008

3 of 18

Recommended Resources

TDA7350 power amplifier circuit diagram

Xiangxuehai brand BD-120 refrigerator circuit

High power factor electronic ballast circuit diagram

Electronic doorbell with vibrato

Wien bridge oscillator and its equivalent circuit

Current controlled Wien bridge circuit

Four basic principles of engineering anti-interference - "one prevention, two avoidance, three resistance, four supplementation": First defense: set up defenses to keep interference out. Measures: 1. Cables should be routed through galvanized iron pipes and metal cable troughs; 2. Cables should be buried underground; 3. Double-i...; alexa Industrial Control Electronics

People who work in analog circuits and hardware can come in and chat.: I want to ask a question: My current job is embedded software. I often write some programs and make some plans. I seldom design schematics and PCBs. Is there anyone whose job involves designing schema...; zhangdaoyu Analog electronics

Solar inverter developed using TI C2000 (Part 2): Against the backdrop of increasingly severe energy challenges, solar energy has become a new and rapidly growing technology. Generating electricity in a cheap and efficient way is a key requirement, a...; 德仪MCU天地 Microcontroller MCU

orcad to altium: Dear experts, I have two boards drawn by Koreans using Orcad, but I don't know how to use Orcad. Could any brother help me convert them into Altium format files? I would be very grateful....; chaogai PCB Design

Microcontroller C Language Tutorial (IV): In the previous section, we learned about the data types supported by the KEIL C51 compiler. How are these data types used in the definition of constants and variables? Is there anything to pay attent...; rain MCU

Beaglebone-based handheld game console: The system block diagram is as follows:(Note: onboard resources are not drawn) [[i] This post was last edited by exiao on 2012-9-17 12:30[/i]]...; exiao DSP and ARM Processors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components