The output stage of most power amplifiers has three distinct
limitations:
1. The current handling capability of the transistor geometry
and the wire bonds.
2. The second breakdown effect which occurs whenever the
simultaneous collector current and collector-emitter voltage
exceeds specified limits.
5.0
OUTPUT CURRENT FROM +V
S
OR – V
S
(A)
CURRENT LIMITING
Refer to Application Note 9, "Current Limiting", for details of
both fixed and foldover current limit operation. Visit the Apex
Precision Power web site at www.Cirrus.com for a copy of the
Power Design spreadsheet (Excel) which plots current limits vs.
steady state SOA. Beware that current limit should be thought
of as a +/–20% function initially and varies about 2:1 over the
range of –55°C to 125°C.
For fixed current limit, leave pin 7 open and use equations
1 and 2.
(1)
R
CL
= 0.65/L
CL
(2)
I
CL
= 0.65/R
CL
Where:
I
CL
is the current limit in amperes.
R
CL
is the current limit resistor in ohms.
For certain applications, foldover current limit adds a slope
to the current limit which allows more power to be delivered
to the load without violating the SOA. For maximum foldover
slope, ground pin 7 and use equations 3 and 4.
0.65 + (Vo * 0.014)
(3)
I
CL
=
R
CL
R
CL
=
0.65 + (Vo * 0.014)
I
CL
(4)
4.0
3.0
2.0
1.5
1.0
.8
.6
.4
.3
.2
T
C
=8
T
C
5°C
25
ste
ad
TH
=1
ys
t=
ta
te
SE
5m
s
ER
°C
MA
CO
t=
t=
1m
0 . 5
s
ms
BR
L
ND
EA
KD
OW
N
10
15
20
25 30 35 40
50 60 70 80 100
SUPPLY TO OUTPUT DIFFERENTIAL VOLTAGE V
S
– V
O
(V)
3. The junction temperature of the output transistors.
The SOA curves combine the effect of these limits. For a
given application, the direction and magnitude of the output
current should be calculated or measured and checked against
the SOA curves. This is simple for resistive loads but more
complex for reactive and EMF generating loads.
1. For DC outputs, especially those resulting from fault condi-
tions, check worst case stress levels against the new SOA
graph.
For sine wave outputs, use Power Design
1
to plot a load
line. Make sure the load line does not cross the 0.5ms limit
and that excursions beyond any other second breakdown
line do not exceed the time label, and have a duty cycle of
no more than 10%.
1
Note 1. Power Design is a self-extracting Excel spread-
sheet available free from www.Cirrus.com
For other waveform outputs, manual load line plotting
is recommended. Applications Note 22, SOA AND LOAD
LINES, will be helpful. A Spice type analysis can be very
useful in that a hardware setup often calls for instruments
or amplifiers with wide common mode rejection ranges.
2. The amplifier can handle any EMF generating or reactive
load and short circuits to the supply rail or shorts to com-
mon if the current limits are set as follows at T
C
= 85°C:
4
Where:
Vo is the output voltage in volts.
Most designers start with either equation 1 to set R
CL
for the
desired current at 0v out, or with equation 4 to set R
CL
at the
maximum output voltage. Equation 3 should then be used to
plot the resulting foldover limits on the SOA graph. If equa-
tion 3 results in a negative current limit, foldover slope must
be reduced. This can happen when the output voltage is the
opposite polarity of the supply conducting the current.
In applications where a reduced foldover slope is desired,
this can be achieved by adding a resistor (R
FO
) between pin
7 and ground. Use equations 4 and 5 with this new resistor
in the circuit.
0.65 + Vo * 0.14
I
CL
=
0.65 +
R
CL
=
Where:
R
FO
is in K ohms.
10.14 + R
FO
R
CL
10.14 + R
FO
I
CL
Vo * 0.14
(5)
(6)
PA10U
P r o d u c t I n n o v a t i o nF r o m
PA10 • PA10A
ContACting CiRRUs LogiC sUPPoRt
For all Apex Precision Power product questions and inquiries, call toll free 800-546-2739 in North America.
For inquiries via email, please contact apex.support@cirrus.com.
International customers can also request support by contacting their local Cirrus Logic Sales Representative.
To find the one nearest to you, go to www.cirrus.com
IMPORTANT NOTICE
Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject
to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant
information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale
supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus
for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third
parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights,
copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives con-
sent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent
does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROP-
ERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL APPLICATIONS”). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED TO BE
SUITABLE FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PROD-
UCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUS-
TOMER’S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF
MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE
CUSTOMER OR CUSTOMER’S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES,
BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL
LIABILITY, INCLUDING ATTORNEYS’ FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.
Cirrus Logic, Cirrus, and the Cirrus Logic logo designs, Apex Precision Power, Apex and the Apex Precision Power logo designs are trademarks of Cirrus Logic, Inc.
All other brand and product names in this document may be trademarks or service marks of their respective owners.
When testing the watchdog function of LPC2124, I encountered such a problem. The main function is as follows. There is a watchdog feeding function WdtFeed() in the delay function DelayNS(). In the sub...
[color=#333333][font="][size=14px]I am a newbie and want to do hardware design. Proteus can directly design PCB boards and simulations, but what can it simulate? Can it only detect whether the circuit...
[size=14px] 1. The event manager has two 16-bit general timers, three comparison units, three capture units, and an orthogonal encoding pulse circuit. [/size] [size=14px] 2. The general timers of EV a...
I have compiled the information that I downloaded most this week below. Please check and see if there is anything that interests you!If you have any information you need, you can also leave a message ...
MCU
京公网安备 11010802033920号
EEWORLD
