EEWORLDEEWORLDEEWORLD

Part Number

Search

PCS5I9774G-52-ER

Description
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Categorylogic    logic   
File Size472KB,12 Pages
ManufacturerPulseCore Semiconductor Corporation
Download Datasheet Parametric Compare View All

PCS5I9774G-52-ER Overview

2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer

PCS5I9774G-52-ER Parametric

Parameter NameAttribute value
MakerPulseCore Semiconductor Corporation
package instructionGREEN, TQFP-52
Reach Compliance Codeunknow
Other featuresIT CAN ALSO OPERATE WITH 2.5V
series9774
Input adjustmentDIFFERENTIAL MUX
JESD-30 codeS-PQFP-G52
length10 mm
Logic integrated circuit typePLL BASED CLOCK DRIVER
Number of functions1
Number of inverted outputs
Number of terminals52
Actual output times14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTQFP
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE
propagation delay (tpd)0.1 ns
Certification statusNot Qualified
Same Edge Skew-Max(tskwd)0.15 ns
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)3.465 V
Minimum supply voltage (Vsup)3.135 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationQUAD
width10 mm
minfmax125 MHz
September 2006
rev 0.4
2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
Features
Output frequency range: 8.3MHz to 125MHz
Input frequency range: 4.2MHz to 62.5MHz
2.5V or 3.3V operation
Split 2.5V/3.3V outputs
14 Clock outputs: Drive up to 28 clock lines
1 Feedback clock output
2 LVCMOS reference clock inputs
150pS max output-output skew
PLL bypass mode
‘SpreadTrak’
Output enable/disable
Pin compatible with MPC9774 and CY29774
Industrial temperature range: -40°C to +85°C
52Pin 1.0mm TQFP package
RoHS Compliance
PCS5I9774
The PCS5I9774 features two reference clock inputs and
provides 14 outputs partitioned in 3 banks of 5, 5, and 4
outputs. Bank A and Bank B divide the VCO output by 4 or
8 while Bank C divides by 8 or 12 per SEL(A:C) settings,
see Functional Table. These dividers allow output to input
ratios of 6:1, 4:1, 3:1, 2:1, 3:2, 4:3, 1:1, and 2:3. Each
LVCMOS compatible output can drive 50Ω series or
parallel
terminated
transmission
lines.
For
series
terminated transmission lines, each output can drive one or
two traces giving the device an effective fanout of 1:28.
The PLL is ensured stable given that the VCO is configured
to run between 200MHz to 500MHz. This allows a wide
range of output frequencies from 8.3MHz to 125MHz. For
normal operation, the external feedback input, FB_IN, is
connected to the feedback output, FB_OUT. The internal
VCO is running at multiples of the input reference clock set
by the feedback divider, see Frequency Table.
Functional Description
The
PCS5I9774
is
a
low-voltage
high-performance
125MHz PLL-based zero delay buffer designed for
high-speed clock distribution applications.
When PLL_EN is LOW, PLL is bypassed and the reference
clock directly feeds the output dividers. This mode is fully
static and the minimum input clock frequency specification
does not apply.
Block Diagram
VCO_SEL
PLL_EN
TCLK_SEL
TCLK0
TCLK1
FB_IN
SELA
÷2/÷4
CLK
STOP
÷2
PLL
200-
500MHZ
÷2/÷4
÷4
CLK
STOP
QA0
QA1
QA2
QA3
QA4
QB0
QB1
QB2
QB3
QB4
SELB
÷4/÷6
SELC
CLK_STP#
CLK
STOP
QC0
QC1
QC2
QC3
FB_OUT
÷4/÷6/÷8/÷12
FB_SEL(1.0)
MR#/OE
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.

PCS5I9774G-52-ER Related Products

PCS5I9774G-52-ER PCS5I9774G-52-ET PCS5I9774 PCS5P9774G-52-ER PCS5P9774G-52-ET
Description 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer 2.5V or 3.3V, 200-MHz, 12-Output Zero Delay Buffer
How do I know which MIBs are implemented on a switch?
RT, is there any tool to check which MIBs the switch has implemented? Thank you...
fgfgfg Embedded System
Huawei's Large-Scale Logic Design Guidelines
Huawei Large-Scale Logic Design Guide! Shared with everyone, welcome to download....
eeleader FPGA/CPLD
LM3S JTAG is locked and solved
I had some free time in the evening, so I planned to continue my LM3S journey. However, I failed to download the code on KEIL. I was wondering if the system had broken down after I installed QQ Live t...
leang521 Microcontroller MCU
LM3S811DDLLXXRR Notes 3: Clock and PLL
Basic Clock Sources The device has two clock sources available: ■ Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require any external components. The frequ...
ddllxxrr Microcontroller MCU
How do the IC card 45db041 chip correspond to the 8 pins on the card holder?
As the title says, there is no pin corresponding to the IC card module in the datasheet. No information is found on the Internet....
lordice Embedded System
Xiang version, is there any difference between TIM2 of RBT6 and TIM2 of RET6?
The initialization and interrupt code that works perfectly on RBT6 cannot cause TIM2 interrupts when used on RET6. Is there a difference in TIM2 between medium-density and high-density devices?...
emaster stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2592  2297  1174  1566  1484  53  47  24  32  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号