EEWORLDEEWORLDEEWORLD

Part Number

Search

72235LB25TF8

Description
TQFP-64, Reel
Categorystorage    storage   
File Size279KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72235LB25TF8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72235LB25TF8 - - View Buy Now

72235LB25TF8 Overview

TQFP-64, Reel

72235LB25TF8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instructionPLASTIC, STQFP-64
Contacts64
Manufacturer packaging codePP64
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time15 ns
Maximum clock frequency (fCLK)40 MHz
period time25 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee0
length10 mm
memory density36864 bit
Memory IC TypeOTHER FIFO
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count2048 words
character code2000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2KX18
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.005 A
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width10 mm
Base Number Matches1
CMOS SyncFIFO
TM
256 x 18, 512 x 18, 1,024 x 18,
2,048 x 18, and 4,096 x 18
IDT72205LB, IDT72215LB,
IDT72225LB, IDT72235LB,
IDT72245LB
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
FEATURES:
256 x 18-bit organization array (IDT72205LB)
512 x 18-bit organization array (IDT72215LB)
1,024 x 18-bit organization array (IDT72225LB)
2,048 x 18-bit organization array (IDT72235LB)
4,096 x 18-bit organization array (IDT72245LB)
10 ns read/write cycle time
Empy and Full flags signal FIFO status
Easy expandable in depth and width
Asynchronous or coincident read and write clocks
Programmable Almost-Empty and Almost-Full flags with
default settings
Half-Full flag capability
Dual-Port zero fall-through time architecture
Output enable puts output data bus in high-impedence state
High-performance submicron CMOS technology
Available in a 64-lead thin quad flatpack (TQFP/STQFP)
and plastic leaded chip carrier (PLCC)
°
°
Industrial temperature range (–40°C to +85°C) is available
Green parts available, see ordering information
DESCRIPTION:
write controls. These FIFOs are applicable for a wide variety of data buffering
needs, such as optical disk controllers, Local Area Networks (LANs), and
interprocessor communication.
These FIFOs have 18-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and an input enable pin (WEN). Data is read
into the synchronous FIFO on every clock when
WEN
is asserted. The output
port is controlled by another clock pin (RCLK) and another enable pin (REN).
The read clock can be tied to the write clock for single clock operation or the
two clocks can run asynchronous of one another for dual-clock operation. An
Output Enable pin (OE) is provided on the read port for three-state control of
the output.
The synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF),
and two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF). The
offset loading of the programmable flags is controlled by a simple state machine,
and is initiated by asserting the Load pin (LD). A Half-Full flag (HF) is available
when the FIFO is used in a single device configuration.
These devices are depth expandable using a Daisy-Chain technique. The
XI
and
XO
pins are used to expand the FIFOs. In depth expansion configu-
ration, First Load (FL) is grounded on the first device and set to HIGH for all
other devices in the Daisy Chain.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB is fabricated
using high-speed submicron CMOS technology.
The IDT72205LB/72215LB/72225LB/72235LB/72245LB are very high
speed, low-power First-In, First-Out (FIFO) memories with clocked read and
FUNCTIONAL BLOCK DIAGRAM
WCLK
D0-D17
INPUT REGISTER
OFFSET REGISTER
WRITE CONTROL
LOGIC
WRITE POINTER
RAM ARRAY
256 x 18, 512 x 18
1,024 x 18, 2,048 x 18
4,096 x 18
FLAG
LOGIC
/(
READ POINTER
READ CONTROL
LOGIC
)
(
)/
EXPANSION LOGIC
OUTPUT REGISTER
RESET LOGIC
Q0-Q17
RCLK
2766 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. SyncFIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
NOVEMBER 2017
DSC-2766/4
©2017
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
IQ_math question help
#define _IQ11(A) (long) ((A) * 2048.0L) #define _IQ10(A) (long) ((A) * 1024.0L) #define _IQ9(A) (long) ((A) * 512.0L ) #define _IQ8(A) (long) ((A) * 256.0L) #define _IQ7(A) (long) ((A) * 128.0L) #defi...
喜鹊王子 TI Technology Forum
How women job seekers can cleverly deal with sensitive topics
When employers consider hiring female employees, they often worry that marriage and family will affect their work, so they often ask many related questions during the interview. Therefore, whether you...
eeleader Talking about work
High-quality code resources recommendation (VIII) --- Refactoring - Improving the design of existing code
[align=center][color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑][size=5][b]Refactoring - Improving the Design of Existing Code[/b][/size][/font][/backcolor][/color][/align] [size=4][color=#...
tiankai001 Download Centre
【Design Tools】Xilinx DCM Usage
Xilinx DCM UsageAt present, it is generally recommended to use synchronous timing circuits for large-scale designs. Synchronous timing circuits are based on clock trigger edge design and have higher r...
sdjntl FPGA/CPLD
Battery discharge capacity tester/battery analyzer (schematic diagram + source code)
[color=rgb(51, 51, 51)][backcolor=rgb(247, 247, 247)][font=微软雅黑, Tahoma,]Batteries are the energy source of electric vehicles, which are directly related to the performance of electric vehicles. They ...
cardin6 Creative Market
How to solve the problem that the touch screen needs to be calibrated every time it is turned on
At present, the touch screen needs to be calibrated every time it is turned on. It should be calibrated when the system is burned for the first time, and it is not necessary in the future. How can I s...
panama Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 328  189  922  912  1547  7  4  19  32  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号