531RB431M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RB431M000DGR

531RB431M000DGR: DescriptionLVPECL Output Clock Oscillator, 431MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB431M000DGR Overview

LVPECL Output Clock Oscillator, 431MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB431M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	431 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

HT-2813 series (single tone) circuit

Clamp amplifier AD8037PIN diode driver circuit

AGC circuit controlled by external diode

Semiconductor component withstand voltage test circuit

Photodiode circuit in silicon controlled variable frequency synchronous starter

Gain automatic conversion amplifier circuit

【2018 Plan】Filling the gap: There is only one: fill the hole dug in the foc motor driver in 2017. [b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]freebsder[/size]. If you want to reprint or use...; freebsder Talking

Is MP3 an embedded system?: Everyone, I am not very clear about embedded systems. Do the MP3/4 we buy outside belong to embedded systems? I have another question. I saw on the Internet that there are basically two types of embed...; fpgafuns Embedded System

FTF China 2010 trip (3): 1.Smart grid. Smart grid may be the most prominent theme of this FTF . In fact, FTF was promoting this concept last year. Of course, everyone believes that smart grid is the general trend. Freescale h...; bluehacker NXP MCU

Use encoder to realize interrupt, but the execution process cannot enter interrupt, please solve...: [code]#includelong int j=0; void main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer P1DIR |= 0x01; P1REN|=0x01; //Pull up or down P1.0 P1OUT|=BIT0; //Pull up P1.0 P1IE|=BIT0; //Set interrup...; junggle Microcontroller MCU

CES2012 2012 Consumer Electronics Show: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i]CES 2012, the world 's largest and most influential consumer electronics exhibition , will be held in Las Vegas on January 10. Th...; 恩智浦半导体 Mobile and portable

s3c2440 + wince sleep wakeup problem: 下面是nboot（steldr——boot）里关于休眠唤醒的处理代码 WAKEUP_POWER_OFF; Release SCLKn after wake-up from the POWER_OFF mode.ldrr1, =MISCCRldrr0, [r1]bicr0, r0, #(7SCLK, SCLK1:0->SCLK, SCKE:L->H.strr0, [r1]; Set up the m...; aabbccddee2 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components