530KC603M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530KC603M000DG

530KC603M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 603MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KC603M000DG Overview

CMOS/TTL Output Clock Oscillator, 603MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC603M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	603 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Design of voice recording and playback circuit module composed of HY560

Voltage stabilizing circuit composed of silicon voltage regulator tubes and resistors

Use NE555 to make a three-way lantern controller

step attenuator

1024 step attenuator using DA converter

Automatic battery charger(3)

DC-DC power module fault countermeasures and hazard level classification: [p=28, 2, left][color=rgb(51, 51, 51)][font=宋体][b]The power module[/b] is a device that simplifies circuit design. Simply mount the power module on a circuit board and it can be used as a power supply...; qwqwqw2088 Analogue and Mixed Signal

dsp test questions? ?: The question in our DSP exam is that the SCI communication LSPCLK in F2812 is set to 40M. To make the baud rate 9600, the high and low values of BRR are A, 0X23, 0X0F B, 0X0F, 0X23 C, 0X12, 0X0F D, 0X...; seasky208 DSP and ARM Processors

TI Power Switch Design Tips 30 Examples (3 PDFs in total): Power supply design has always been a difficult problem faced by engineers. With the improvement of global awareness of energy conservation and environmental protection, designing simple, efficient an...; trevor Analogue and Mixed Signal

How does a microcontroller collect the square wave signal generated internally?: I am doing an experiment, which is to generate a square wave with adjustable duty cycle and frequency from the internal pin of the microcontroller, and then enter AD. After AD conversion, the conversi...; mary17951 Embedded System

Has anyone developed sm5.0 database as sqlite under VS2005?: Is there anyone who has developed sm5.0 database for sqlite under VS2005? Please send me an example, 8844.4321@163.com...; bookworm Embedded System

Power supply circuit (experts welcome): Our company is currently using: power transformer: input is 230V, 50HZ. Output is 38V and 18V, load voltage is 29V and 15.5V, current is 1.8A and 0.1A. Since the price of power transformer is too high...; xiaoyuanlu Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components