AD6620S/PCB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> The embedded processor and controller> AD6620S/PCB

AD6620S/PCB: DescriptionSPECIALTY MICROPROCESSOR CIRCUIT, PQFP80; Categorysemiconductor The embedded processor and controller; File Size369KB，43 Pages; ManufacturerADI; Websitehttps://www.analog.com

Download Datasheet Parametric Compare View All

AD6620S/PCB Overview

SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80

AD6620S/PCB Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	80
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	3.6 V
Minimum supply/operating voltage	3 V
Rated supply voltage	3.3 V
Processing package description	Plastic, Quad Flat Package-80
state	DISCONTINUED
Craftsmanship	CMOS
packaging shape	SQUARE
Package Size	FLATPACK
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	0.6500 mm
terminal coating	tin lead
Terminal location	Four
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
Microprocessor type	microprocessor circuit

Preview

Download Datasheet

View All

FEATURES

High Input Sample Rate

65 MSPS Single Channel Real

32.5 MSPS Diversity Channel Real

32.5 MSPS Single Channel Complex

NCO Frequency Translation

Worst Spur Better than –100 dBc

Tuning Resolution Better than 0.02 Hz

2nd Order Cascaded Integrator Comb FIR Filter

Linear Phase, Fixed Coefficients

Programmable Decimation Rates: 2, 3 . . . 16

5th Order Cascaded Integrator Comb FIR Filter

Linear Phase, Fixed Coefficients

Programmable Decimation Rates: 1, 2, 3 . . . 32

Programmable Decimating RAM Coefficient FIR Filter

Up to 130 Million Taps per Second

256 20-Bit Programmable Coefficients

Programmable Decimation Rates: 1, 2, 3 . . . 32

Bidirectional Synchronization Circuitry

Phase Aligns NCOs

Synchronizes Data Output Clocks

Serial or Parallel Baseband Outputs

Pin Selectable Serial or Parallel

Serial Works with SHARC, ADSP-21xx, Most Other

DSPs

16-Bit Parallel Port, Interleaved I and Q Outputs

Two Separate Control and Configuration Ports

Generic P Port, Serial Port

3.3 V Optimized CMOS Process

JTAG Boundary Scan

GENERAL DESCRIPTION

REAL,

DUAL REAL,

OR COMPLEX

INPUTS

65 MSPS Digital Receive

Signal Processor

AD6620

FUNCTIONAL BLOCK DIAGRAM

CIC

FILTERS

FIR

FILTER

OUTPUT

FORMAT

SERIAL OR

PARALLEL

OUTPUTS

COS

–SIN

COMPLEX

NCO

EXTERNAL

SYNC

CIRCUITRY

JTAG

PORT

OR SERIAL

CONTROL

both narrowband and wideband carriers to be extracted. The

RAM-based architecture allows easy reconfiguration for multi-

mode applications.

The decimating filters remove unwanted signals and noise from

the channel of interest. When the channel of interest occupies

less bandwidth than the input signal, this rejection of out-of-

band noise is called “processing gain.” By using large decima-

tion factors, this “processing gain” can improve the SNR of the

ADC by 36 dB or more. In addition, the programmable RAM

Coefficient filter allows antialiasing, matched filtering, and

static equalization functions to be combined in a single, cost-

effective filter.

The input port accepts a 16-bit Mantissa, a 3-bit Exponent,

and an A/B Select pin. These allow direct interfacing with the

AD6600, AD6640, AD9042 and most other high speed ADCs.

Three input modes are provided: Single Channel Real, Single

Channel Complex, and Diversity Channel Real.

When paired with an interleaved sampler such as the AD6600,

the AD6620 can process two data streams in the Diversity

Channel Real input mode. Each channel is processed with co-

herent frequency translation and output sample clocks. In addi-

tion, external synchronization pins are provided to facilitate

coherent frequency translation and output sample clocks among

several AD6620s. These features can ease the design of systems

with diversity antennas or antenna arrays.

Units are packaged in an 80-lead PQFP (plastic quad flatpack)

and specified to operate over the industrial temperature range

(–40°C to +85°C).

The AD6620 is a digital receiver with four cascaded signal-

processing elements: a frequency translator, two fixed-

coefficient decimating filters, and a programmable coefficient

decimating filter. All inputs are 3.3 V LVCMOS compatible.

All outputs are LVCMOS and 5 V TTL compatible.

As ADCs achieve higher sampling rates and dynamic range, it

becomes increasingly attractive to accomplish the final IF stage

of a receiver in the digital domain. Digital IF Processing is less

expensive, easier to manufacture, more accurate, and more

flexible than a comparable highly selective analog stage.

The AD6620 diversity channel decimating receiver is designed

to bridge the gap between high speed ADCs and general pur-

pose DSPs. The high resolution NCO allows a single carrier to

be selected from a high speed data stream. High dynamic range

decimation filters with a wide range of decimation rates allow

REV. 0

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781/329-4700

World Wide Web Site: http://www.analog.com

Fax: 781/326-8703

AD6620S/PCB Related Products

	AD6620S/PCB	AD6620PCB	AD6620S
Description	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80	SPECIALTY MICROPROCESSOR CIRCUIT, PQFP80
Number of functions	1	1	1
Number of terminals	80	80	80
Maximum operating temperature	85 Cel	85 Cel	85 Cel
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel
Maximum supply/operating voltage	3.6 V	3.6 V	3.6 V
Minimum supply/operating voltage	3 V	3 V	3 V
Rated supply voltage	3.3 V	3.3 V	3.3 V
Processing package description	Plastic, Quad Flat Package-80	Plastic, Quad Flat Package-80	Plastic, Quad Flat Package-80
state	DISCONTINUED	DISCONTINUED	DISCONTINUED
Craftsmanship	CMOS	CMOS	CMOS
packaging shape	SQUARE	SQUARE	SQUARE
Package Size	FLATPACK	FLATPACK	FLATPACK
surface mount	Yes	Yes	Yes
Terminal form	GULL WING	GULL WING	GULL WING
Terminal spacing	0.6500 mm	0.6500 mm	0.6500 mm
terminal coating	tin lead	tin lead	tin lead
Terminal location	Four	Four	Four
Packaging Materials	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Microprocessor type	microprocessor circuit	microprocessor circuit	microprocessor circuit

Recommended Resources

Lightning protection wiring for direct-match generators of 300kW and below a

Excellent performance two-channel subwoofer circuit

Simple duty cycle adjustable pulse generator circuit

Internal structure block diagram of IGD driver

Three places to control one motor

Transfer switch starts the circuit directly

Discussion on MSP430 Program Upgrade Method: There are three ways to program the MSP430 series microcontrollers: using the JTAG interface, using BSL firmware, and using user-defined upgrade firmware. Since the method of using custom upgrade firm...; tiankai001 Microcontroller MCU

How to update uboot and kernel on DE1-SOC: How to update the compiled uboot and uImage/zImage to the SD card? I checked the SD card and found a fat32 partition with device tree and zImage, and /dev/sdb3. The third partition is the file system....; gongjian32 FPGA/CPLD

Huang Zhiwei from the University of South China prepares for the 2013 Electronic Design Competition. Some considerations for selecting ADC and DAC voltage references.: [i=s] This post was last edited by paulhyde on 2014-9-15 03:44 [/i] Huang Zhiwei, University of South China, preparing for the 2013 Electronic Design Competition. Some considerations for selecting ADC...; 黄智伟 Electronics Design Contest

Dedicated high-precision 24-bit AD converter core: Dedicated high-precision 24-bit AD converter core...; jun535992463 51mcu

Development board USB to serial port driver: Many students said that they could not connect to the computer. Many of them had problems with the installation of the USB to serial port driver. If you are using a Windows 7 system, please download (...; jxndcl301 Integrated technical exchanges

Please advise how to choose the input filter capacitor of the flyback power supply: I would like to ask you teachers, with an AC input of 180~270VAC and an output power of 24V/2A, how should I choose the filter electrolytic capacitor at the input end of such a small flyback switching...; 灞波儿奔 Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components