EEWORLDEEWORLDEEWORLD

Part Number

Search

74AC240CW

Description
Bus Driver, AC Series, 2-Func, 4-Bit, Inverted Output, CMOS
Categorylogic    logic   
File Size87KB,8 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Parametric View All

74AC240CW Overview

Bus Driver, AC Series, 2-Func, 4-Bit, Inverted Output, CMOS

74AC240CW Parametric

Parameter NameAttribute value
Brand NameFairchild Semiconductor
MakerFairchild
Parts packaging codeCUSTOM
package instructionDIE,
Contacts0
Manufacturer packaging codeUnsawn Tested Wafer
Reach Compliance Codeunknown
seriesAC
JESD-30 codeX-XUUC-N20
Logic integrated circuit typeBUS DRIVER
Number of digits4
Number of functions2
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityINVERTED
Package body materialUNSPECIFIED
encapsulated codeDIE
Package shapeUNSPECIFIED
Package formUNCASED CHIP
propagation delay (tpd)8.5 ns
Certification statusNot Qualified
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal locationUPPER
Base Number Matches1
74AC240 • 74ACT240 Octal Buffer/Line Driver with 3-STATE Outputs
November 1988
Revised November 1999
74AC240 • 74ACT240
Octal Buffer/Line Driver with 3-STATE Outputs
General Description
The AC/ACT240 is an octal buffer and line driver designed
to be employed as a memory address driver, clock driver
and bus oriented transmitter or receiver which provides
improved PC board density.
Features
s
I
CC
and I
OZ
reduced by 50%
s
Inverting 3-STATE outputs drive bus lines or buffer
memory address registers
s
Outputs source/sink 24 mA
s
ACT240 has TTL-compatible inputs
Ordering Code:
Order Number
74AC240SC
74AC240SJ
74AC240MTC
74AC240PC
74ACT240SC
74ACT240SJ
74ACT240MTC
74ACT240PC
Package Number
M20B
M20D
MTC20
N20A
M20B
M20D
MTC20
N20A
Package Description
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300” Wide Body
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide
20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
IEEE/IEC
Pin Descriptions
Pin Names
OE
1
, OE
2
I
0
–I
7
O
0
–O
7
Description
3-STATE Output Enable Inputs
Inputs
Outputs
Truth Tables
Inputs
OE
1
L
L
I
n
L
H
X
Inputs
OE
2
L
L
H
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
X
=
Immaterial
Z
=
High Impedance
Outputs
(Pins 12, 14, 16, 18)
H
L
Z
Outputs
I
n
L
H
X
(Pins 3, 5, 7, 9)
H
L
Z
Connection Diagram
H
FACT is a trademark of Fairchild Semiconductor Corporation.
© 1999 Fairchild Semiconductor Corporation
DS009941
www.fairchildsemi.com
Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing
Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...
何事西风悲画扇 FPGA/CPLD
EMIF SDRAM Addressing
[size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...
YXQWXN DSP and ARM Processors
Urgent!!! Please help me again, about the Linux command of CC2650...
I would like to ask @lyzhangxiang about the problem of CC2650. Unfortunately, I just joined the Electronic Engineering World Forum and don’t have that many points. I can’t chat privately or @ someone....
596937862 RF/Wirelessly
Want an LM3S811 evaluation board! Come and learn
LM3S811 Boot Camp——TI LM3S811 ARM Evaluation BoardI happened to be on the train that day and there was no network so I didn't get one. I want to learn ARM next semester. Can someone recycle it and giv...
zhaoqibinpp RF/Wirelessly
Statement on the recent non-NQARM official website providing downloads of Sate210 orcad schematics and Sate210 PCB
[align=left][align=left][color=rgb(0, 0, 0)][font=Arial, Helvetica, sans-serif][size=12px] Author: [email]gooogleman@foxmail.com[/email] Date: 2013.05.12[/size][/font][/color][/align] [align=left][col...
gooogleman Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1035  116  2108  905  690  21  3  43  19  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号