531DA917M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531DA917M000DGR

531DA917M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 917MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DA917M000DGR Overview

CMOS/TTL Output Clock Oscillator, 917MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DA917M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	917 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

555 power-on delay output high level circuit

Practical switching power supply circuit

C618K-1 ordinary lathe electrical wiring diagram

Small wireless walkie-talkie circuit diagram

Double D flip-flop VCO circuit

100v/10mA voltage stabilizing circuit

Playing dead game: lying down wherever you are caught: Lying Down Game: We are not pretending to be dead, but lonely. Lying Down Game, literally translated as "lying down game", belongs to the category of performance art. This game has become popular on d...; fish001 Talking

The CCA pin of CC2420 is always low.: Could any of you help me out? Why is the CCA channel evaluation pin of my CC2420 module always at low level before or after configuration? Even when other pins are left floating, CCA is still at low l...; 神话 RF/Wirelessly

Help ADS1232: Has anyone used ads1232? I am a rookie who just came to the company for internship. The company gave me an ads1232 board and asked me to make a driver. Is there anyone willing to help?...; hustxsh Embedded System

【GD32450I-EVAL】Transplant touch to LittleVGL: The previous post tested the touch driver: SPI transceiver and touch chip XPT2046 driver and pen interrupt The next step is to port to LittleVGL. Last time when I ported LittleVGL's display, I left be...; tinnu GD32 MCU

Share the process of WEBENCH design + design power supply circuit for TI's AM1705BPTP3: Requirement: The power supply requirements for TI's AM1705BPTP3 are as follows: # Name VLoad ILoad Description 1. CVDD 1.2 V 3.75 A VoutRipple=18%, Up Sequence Order=1 delay=2.0 kSec 2. DVDD 3.3 V 1.1...; youzizhile Analogue and Mixed Signal

How to build SQL server 2.0 ce environment on wince5.0? I want to do phone book and short message storage now. What method do you think is good? Please give me more suggestions!! Thank you in advance.: Just as the title says....; koalaping Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components