EEWORLDEEWORLDEEWORLD

Part Number

Search

74913-45-56

Description
Barrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size168KB,2 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

74913-45-56 Overview

Barrier Strip Terminal Block, 30A, 1 Row(s), 1 Deck(s)

74913-45-56 Parametric

Parameter NameAttribute value
MakerMolex
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPLASTIC, 94V-0
Fastening methodSCREW
Manufacturer's serial number74
Number of layers1
Rows1
Number of channels13
Rated current30 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesBARRIER STRIP TERMINAL BLOCK
Wire gauge10 AWG
Base Number Matches1
Welding problem or SI problem? You decide!
I believe many fans know that Mr. Gaosu has moved into a new office. When we were busy tidying up the laboratory, we received a board sent by a customer. After testing, the customer reported that the ...
yvonneGan PCB Design
Serial communication problem between CC2530 and STM32F103
[backcolor=rgb(239, 245, 249)] I am writing a Zigbee gateway communication program recently, which requires serial communication between CC2530 and STM32F103ZET6. The serial port configurations of the...
fgh_asd RF/Wirelessly
MSPC30
Is there such a magical component in this world? I can't find its information:congratulate:...
ange'l Electronics Design Contest
VGA Interface Design for ARM Embedded Platform (ADV7120)
Most embedded products use LCD as their display terminal. However, in some applications that require large-screen displays, industrial-grade LCDs are expensive, and existing large-screen displays (inc...
jamieyang ARM Technology
Issues that should be paid attention to when using CMOS circuits
CMOS circuits are very susceptible to electrostatic charges due to their high input impedance. To prevent electrostatic breakdown, standard protection circuits are added to the input terminals when CM...
tiankai001 Analog electronics
Help
Friends, please help me. I urgently need a graduation thesis on "Digital Clock Design Based on FPGA" in VHDL language. The functions to be realized are: hour, minute and second display, accurate timin...
铃声响了 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1987  134  1231  2657  866  40  3  25  54  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号