Q67040-S4328 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> Discrete semiconductor> Q67040-S4328

Q67040-S4328: Description7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB; Categorysemiconductor Discrete semiconductor; File Size107KB，10 Pages; ManufacturerInfineon; Websitehttp://www.infineon.com/

Download Datasheet Parametric Compare View All

Q67040-S4328 Overview

7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB

Q67040-S4328 Parametric

Parameter Name	Attribute value
Minimum breakdown voltage	600 V
Number of terminals	3
Processing package description	GREEN, PLASTIC, TO-220, 3 PIN
state	Active
Rated avalanche energy	230 mJ
Shell connection	DRAIN
structure	SINGLE WITH BUILT-IN DIODE
Maximum leakage current	7.3 A
Maximum drain on-resistance	0.6000 ohm
field effect transistor technology	METAL-OXIDE SEMICONDUCTOR
jedec_95_code	TO-220AB
jesd_30_code	R-PSFM-T3
jesd_609_code	e3
moisture_sensitivity_level	NOT SPECIFIED
Number of components	1
operating mode	ENHANCEMENT MODE
Packaging Materials	PLASTIC/EPOXY
packaging shape	RECTANGULAR
Package Size	FLANGE MOUNT
eak_reflow_temperature__cel_	NOT SPECIFIED
larity_channel_type	N-CHANNEL
Maximum leakage current pulse	14.6 A
qualification_status	COMMERCIAL
surface mount	NO
terminal coating	TIN
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
ime_peak_reflow_temperature_max__s_	NOT SPECIFIED
Transistor component materials	SILICON
dditional_feature	AVALANCHE RATED

Preview

Download Datasheet

View All

Final data

SPI07N60S5

SPP07N60S5, SPB07N60S5

Cool MOS™ Power Transistor

•

New revolutionary high voltage technology

•

Ultra low gate charge

•

Periodic avalanche rated

•

Extreme dv/dt rated

•

Optimized capacitances

•

Improved noise immunity

P-TO262

Product Summary

jmax

DS(on)

P-TO263-3-2

650

0.6

7.3

Ω

P-TO220-3-1

Type

SPP07N60S5

SPB07N60S5

SPI07N60S5

Package

P-TO220-3-1

P-TO263-3-2

P-TO262

Ordering Code

Q67040-S4172

Q67040-S4185

Q67040-S4328

Marking

07N60S5

G,1

D,2

S,3

Maximum Ratings,

c = 25°C, unless otherwise specified

Parameter

Continuous drain current

=25°C

=100°C

Symbol

Value

7.3

4.6

Unit

Pulsed drain current

=25°C

D puls

dv/dt

tot

j ,

stg

14.6

230

0.5

7.3

±20

-55... +150

kV/µs

°C

Avalanche energy, single pulse

= 5.5 A,

= 50 V

Avalanche energy (repetitive, limited by

jmax

)

= 7.3 A ,

= 50 V

Avalanche current (repetitive, limited by

jmax

)

Reverse diode dv/dt

=7.3A,

DSS

, di/dt=100A/µs,

jmax

=150°C

Gate source voltage

Power dissipation

=25°C

Operating and storage temperature

2002-07-26

Q67040-S4328 Related Products

	Q67040-S4328	SPI07N60S5_02	Q67040-S4185	Q67040-S4172
Description	7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB	7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB	7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB	7.3 A, 600 V, 0.6 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-220AB
Minimum breakdown voltage	600 V	600 V	600 V	600 V
Number of terminals	3	3	3	3
Processing package description	GREEN, PLASTIC, TO-220, 3 PIN	GREEN, PLASTIC, TO-220, 3 PIN	GREEN, PLASTIC, TO-220, 3 PIN	GREEN, PLASTIC, TO-220, 3 PIN
state	Active	Active	Active	Active
Rated avalanche energy	230 mJ	230 mJ	230 mJ	230 mJ
Shell connection	DRAIN	DRAIN	DRAIN	DRAIN
structure	SINGLE WITH BUILT-IN DIODE	SINGLE WITH BUILT-IN DIODE	SINGLE WITH BUILT-IN DIODE	SINGLE WITH BUILT-IN DIODE
Maximum leakage current	7.3 A	7.3 A	7.3 A	7.3 A
Maximum drain on-resistance	0.6000 ohm	0.6000 ohm	0.6000 ohm	0.6000 ohm
field effect transistor technology	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR
jedec_95_code	TO-220AB	TO-220AB	TO-220AB	TO-220AB
jesd_30_code	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3	R-PSFM-T3
jesd_609_code	e3	e3	e3	e3
moisture_sensitivity_level	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Number of components	1	1	1	1
operating mode	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE	ENHANCEMENT MODE
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package Size	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT	FLANGE MOUNT
eak_reflow_temperature__cel_	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
larity_channel_type	N-CHANNEL	N-CHANNEL	N-CHANNEL	N-CHANNEL
Maximum leakage current pulse	14.6 A	14.6 A	14.6 A	14.6 A
qualification_status	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
surface mount	NO	NO	NO	NO
terminal coating	TIN	TIN	TIN	TIN
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	SINGLE	SINGLE	SINGLE	SINGLE
ime_peak_reflow_temperature_max__s_	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Transistor component materials	SILICON	SILICON	SILICON	SILICON
dditional_feature	AVALANCHE RATED	AVALANCHE RATED	AVALANCHE RATED	AVALANCHE RATED

Recommended Resources

One-way operation reverse braking circuit 2

Light detection current output circuit

Bi-stabilized power supply circuit diagram using a voltage regulator to output positive and negative voltages

Photoelectric automatic feeding adjustment device circuit

Motor speed photoelectric control circuit

DC energy consumption braking circuit

The VCE of the transistor is shown in the figure: [font=Hiragino Sans GB W3, Hiragino Sans GB, Arial, Helvetica, simsun, u5b8bu4f53][size=3][color=#473b34]Given β=100, what is Vce=? [/color][/size][/font]...; kangqiaoyibie Analog electronics

Tianjin Xilinx FPGA competition topic has been released, please help me analyze it: [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] The Higher Education Press & Xilinx Competition Tianjin Division will start on Saturday, and the competition time is from 8 am to 4 pm...; douzi725 Electronics Design Contest

EEWORLD University ---- Power Supply Introduction: Buck Regulator Architecture: Power Supply Introduction: Buck Regulator Architecture : https://training.eeworld.com.cn/course/283The buck regulator is one of the basic switch-mode power supply topologies. Many isolated switch topo...; chenyy Power technology

When using FIFO to send interrupt, how to configure FIFO depth in DSP SCI?: When DSP SCI uses FIFO to send interrupts, it cannot generate interrupts when configuring the FIFO depth. When matching the interrupt trigger bit, the interrupt is not triggered. What is going on?...; tjm告辞 TI Technology Forum

LF2407A program compile error in CCS: Please give me some guidance if you are familiar with DSP:When compiling my project in CCS3.3, an error message "Cannot open source file 'D:\TempData\Softs\include.if'" was reported. The project was n...; itmatrix007 Microcontroller MCU

Will electricians save enough for retirement in the future?: Assuming you are 30 now, earning 5K a month, and have at most 20 years of working life left, let's look at the expenses and savings of these 20 years: 5K*12*20=1.2 million. Is 1.2 million enough to co...; gh131413 Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components