51765-I0010406A0 datasheet, PDF

51765-I0010406A0: DescriptionBoard Connector, 104 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle,; CategoryThe connector The connector; File Size270KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51765-I0010406A0 Overview

Board Connector, 104 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1717403297
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	TIN LEAD OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Mixed contacts	YES
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	104
UL Flammability Code	94V-0

PDM: Rev:H

STATUS:

Released

Printed: Dec 13, 2005

The problem of Android emulator's navigation keys not working well: The navigation keys, up, down, left, right and confirmation keys on my Android emulator do not respond. Does anyone know what the problem is? Is it because the version is too high and not supported? I...; chenbingjy Linux and Android

Switching Power Supply Design (Third Edition) PDF scan, 540 pages: ...; buildele Power technology

First meeting: I am very happy to share the joy of learning embedded systems with you....; ljm945 Talking about work

Questions about data conversion: [table=98%,rgb(209, 217, 226)] [tr][td] [/td][td]DBH[/td][td]DBL[/td][/tr] [tr][td]Before conversion[/td][td]0 0 0 0 D11 D10 D9 D8[/td][td]D7 D6 D5 D4 D3 D2 D1 D0[/td][/tr] [tr][td]After conversion[/t...; 功夫佬 51mcu

FPGA-based SATA controller.doc: FPGA-based SATA controller.doc...; zxopenljx FPGA/CPLD

EDA experiment and practice dac_test: module dac_test(clock,key,wr_act,wr_data,seg,dig); input clock; //system clock (48MHz) input[4:0] key; //key input (KEY1~KEY5) output wr_act; //data enable output[10:0]wr_data; //data to be sent outpu...; 白丁 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components