EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9475403VYX

Description
OT PLD,
CategoryProgrammable logic devices    Programmable logic   
File Size275KB,21 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F9475403VYX Overview

OT PLD,

5962F9475403VYX Parametric

Parameter NameAttribute value
MakerCobham PLC
package instruction,
Reach Compliance Codeunknown
Certification statusNot Qualified
Base Number Matches1
Standard Products
UT22VP10 Universal RAD
PAL
TM
Data Sheet
November 2000
FEATURES
q
High speed Universal RAD
PAL
- tPD: 15.5ns, 20ns, 25ns maximum
-
-
-
fMAX1: 33MHz maximum external frequency
Supported by industry-standard programmer
Amorphous silicon anti-fuse
q
Radiation-hardened process and design; total dose irradia-
tion testing to MIL-STD-883, Method 1019
- Total dose: 1.0E6 rads(Si)
- Upset threshold 50 MeV-cm
2
/mg (min)
- Latchup immune(LET>109 MeV-cm
2
/mg)
q
QML Q & V compliant
q
Packaging options:
- 24-pin 100-mil center DIP (0.300 x 1.2)
- 24-lead flatpack (.45 x .64)
- 28-lead quad-flatpack (.45 x .45)
q
Standard Military Drawing 5962-94754 available
q
Variable product terms, 8 to 16 per output
q
10 user-programmable output macrocells
- Registered or combinatorial operation
- Output driver polarity control selectable
- Two feedback paths available
q
Asynchronous and synchronous RAD
PAL
operation
- Synchronous PRESET
- Asynchronous RESET
q
Up to 22 input and 10 output drivers may be configured
- CMOS & TTL-compatible input and output levels
- Three-state output drivers
13
12
11
10
9
8
7
6
5
4
3
2
1
V
SS
Reset
PROGRAMMABLE ARRAY LOGIC
(132 X 44)
8
10
12
14
16
16
14
12
10
8
Preset
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
Macrocell
CP
V
DD
14
15
16
17
18
19
20
21
22
23
24
Figure 1. Block Diagram
1
Type-C USB interface
Looking for type-c usb interface package, thank you all...
begin权丿 PCB Design
Are the RN and SN of the trigger level triggered or edge triggered?
I have a question. Are the RN and SN of the trigger level-triggered or edge-triggered? I asked someone and they said it is level-triggered. always @ (posedge clk or posedge rst) begin if (rst)...........
eeleader FPGA/CPLD
Can I use Target Server after the target machine's hard disk boots vxWorks?
I booted vxWroks from the target machine's hard disk and configured the communication network port between the target machine and the host machine. The DEFAULT_BOOT_LINE structure is as follows; "ata=...
Jonsen_yang Embedded System
Snapdragon 845 CPU
How to buy Xiaolong 845 CPU directly?...
2716261560 Buy&Sell
Practical Circuit Diagram Analysis
Can you analyze this circuit? Since I am new to analog electronics, I don't know much about transistors. Why do the two transistors turn on in turn when the light is dim, and the LED flashes?Please an...
柳飘飘 Analog electronics
Application of ACM in power distribution overload monitoring device
Abstract: This paper focuses on the principle, characteristics and main parameters of the ACM distribution line overload monitoring device, that is, by detecting the current in the distribution line, ...
acrel008 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 388  1096  1466  2242  1791  8  23  30  46  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号