531MB586M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB586M000BGR

531MB586M000BGR: DescriptionLVPECL Output Clock Oscillator, 586MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB586M000BGR Overview

LVPECL Output Clock Oscillator, 586MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB586M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	586 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Contactor interlock control forward and reverse starting circuit

300B Hi-Fi Power Amplifier

SE9201 Holiday ASIC

Ne555 light control street light circuit diagram

Two-input transistor NAND gate circuit

Precision timer (2) circuit diagram

How to draw serpentine differential lines using AD software: How to draw a serpentine differential line like this? I can draw serpentine lines and differential lines, but I don't know how to draw this one? What is the specific operation process? Please help me,...; Evil93 PCB Design

【Xilinx event recommendation】Find the "X" photography competition near you: As the inventor of FPGA, one of Xilinx's visions is that "FPGA will be in every electronic product in the future". Industries, universities, research institutes, laboratories; communications, medical ...; maylove Robotics Development

Introducing a self-developed USB to MIDI chip - USB3125: [b][color=#5e7384]This content is originally created by [size=3]492783060[/size], a netizen of EEWORLD forum. If you need to reprint or use it for commercial purposes, you must obtain the author's con...; 492783060 Discrete Device

Can I find the 2410 sd driver module on the Samsung official website?: http://www.minigui.org/cgi-bin/lb5000/topic.cgi?forum=28&topic=266 I have a sentence on this link: The 2410 sd driver module provided by Samsung is really slow. I can't find the 2410 sd card driver mo...; huh1012 Embedded System

Two ways to express synchronous reset in VHDL: 1. PROCESS(Clk)BEGINIF (RST='1') THENNULL;ELSIF CLK'EVENT AND CLK='1' THENNULL;END IF;END PROCESS; 2. PROCESS(Clk,Rst)BEGINIF (RST='1') THENNULL;ELSIF CLK'EVENT AND CLK='1' THENNULL;END IF;END PROCESS...; eeleader FPGA/CPLD

[Understanding of FSM finite state machine of LSM6DSOX]--Introduction to state machine: [i=s]This post was last edited by justd0 on 2020-4-23 11:45[/i]I have read the relevant content of LSM6DSOX 's finite state machine these days . I was confused at the beginning, but now I understand i...; justd0 ST MEMS Sensor Creative Design Competition

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components