530SA1118M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SA1118M00DGR

530SA1118M00DGR: DescriptionLVDS Output Clock Oscillator, 1118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SA1118M00DGR Overview

LVDS Output Clock Oscillator, 1118MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SA1118M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1118 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Comparator circuit diagram suitable for headphone detection

temperature controller circuit

Up and down slope control circuit diagram

Three-way mutual backup automatic power supply device remote indicator light circuit

555 square wave generator with adjustable duty cycle

CeRapiInitEx results in abnormal: RAPIINIT initMsg; initMsg.cbSize = sizeof(RAPIINIT); HRESULT hRs = CeRapiInitEx(&initMsg); DWORD dwWaitRs = WaitForSingleObject(initMsg.heRapiInit, 2000); if ((initMsg.hrRapiInit != S_OK) || (hRs != S...; vitashmily Embedded System

Programming of using two timer interrupts simultaneously: I need to use two timer interrupts, but I defined them in the program: void interrupt timer1(void) //Timer 1 interrupt function void interrupt timer2(void) //Timer 2 interrupt function But the program...; eeleader MCU

How to Design a Unity-Gain FIR IP Core: [size=4]I designed the unit-gain filter coefficients using MATLAB, and then imported them into the FIR IP core. The coefficients were converted into fixed-point numbers, but the filter amplitude-frequ...; xpfshawn FPGA/CPLD

Linker error L6218E: Undefined symbol main (referred from kernel.o), what to do?: In assembly: IMPORT Main ... b __main ------------------- In C file: int Main() { ... }...; t5yw224f Embedded System

S3C6410 naked running - reset output nRSTOUT is always low: The nRSTOUT signal of the newly-made core board is always low, so JTAG cannot be connected. The reset input should be fine. I used MAX811 and used an oscilloscope to check the low-level time after the...; xinhai Embedded System

Human-machine ring material——Good to see——【Quality knowledge】: [attach ]489245[/attach] [attach ]489257[/attach] [attach ]489271[/attach] [attach ]489282[/attach]...; btty038 RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components