EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT7024S15PF8

Description
Dual-Port SRAM, 4KX16, 15ns, CMOS, PQFP100, TQFP-100
Categorystorage    storage   
File Size183KB,22 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

IDT7024S15PF8 Overview

Dual-Port SRAM, 4KX16, 15ns, CMOS, PQFP100, TQFP-100

IDT7024S15PF8 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionTQFP-100
Contacts100
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time15 ns
Other featuresINTERRUPT FLAG; SEMAPHORE; AUTOMATIC POWER-DOWN
I/O typeCOMMON
JESD-30 codeS-PQFP-G100
JESD-609 codee0
length14 mm
memory density65536 bit
Memory IC TypeDUAL-PORT SRAM
memory width16
Humidity sensitivity level3
Number of functions1
Number of ports2
Number of terminals100
word count4096 words
character code4000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4KX16
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP100,.63SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply5 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.015 A
Minimum standby current4.5 V
Maximum slew rate0.31 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width14 mm
Base Number Matches1
HIGH-SPEED
4K x 16 DUAL-PORT
STATIC RAM
IDT7024S/L
Features
True Dual-Ported memory cells which allow simultaneous
reads of the same memory location
High-speed access
– Military: 20/25/35/55/70ns (max.)
– Industrial: 55ns (max.)
– Commercial: 15/17/20/25/35/55ns (max.)
Low-power operation
– IDT7024S
Active: 750mW (typ.)
Standby: 5mW (typ.)
– IDT7024L
Active: 750mW (typ.)
Standby: 1mW (typ.)
Separate upper-byte and lower-byte control for multiplexed
bus compatibility
IDT7024 easily expands data bus width to 32 bits or more
using the Master/Slave select when cascading more than
one device
M/S = H for
BUSY
output flag on Master
M/S = L for
BUSY
input on Slave
Interrupt Flag
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Fully asynchronous operation from either port
Battery backup operation—2V data retention
TTL-compatible, single 5V (±10%) power supply
Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin
Quad Flatpack
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Green parts availble, see ordering information
Functional Block Diagram
R/W
L
UB
L
R/W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
0L
-I/O
7L
BUSY
L
A
11L
A
0L
(1,2)
I/O
8R
-I/O
15R
I/O
Control
I/O
Control
I/O
0R
-I/O
7R
BUSY
R
Address
Decoder
12
(1,2)
MEMORY
ARRAY
12
Address
Decoder
A
11R
A
0R
CE
L
OE
L
R/W
L
SEM
L
(2)
INT
L
NOTES:
1. (MASTER):
BUSY
is output; (SLAVE):
BUSY
is input.
2.
BUSY
outputs and
INT
outputs are non-tri-stated push-pull.
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/W
R
SEM
R
INT
R
(2)
2740 drw 01
M/S
JUNE 2013
1
©2013 Integrated Device Technology, Inc.
DSC 2740/14
View Munich from the company: Toshiba online exhibition is launched!
The annual Munich Electronics Show has begun again (March 17-19, Shanghai New International Expo Center). I believe that many friends in the forum have already rushed to the scene. However, considerin...
EEWORLD社区 Integrated technical exchanges
[AN-746 Application Note] Supporting FDDI with the ADN2812
Introduction: The ADN2812 continuous rate clock and data recovery (CDR) device supports all NRZ and NRZI random data patterns between 12.3Mbps and 2.7Gbps, and is protocol independent....
EEWORLD社区 ADI Reference Circuit
Resonance peak in source filter?
Can any experts here tell me what the resonance peak in active filtering means? Why, if the quality factor is too large, the resonance peak will be too large and need to be reduced. Is there a definit...
tdnx611g Analog electronics
P87LPC76x I2C Slave Programming Specifications
This article gives a concise I2C software specification and an ASM demonstration program that only supports the slave. This article is a supplement to the application note AN464 Using the P87LPC76X as...
rain Analog electronics
[Community Lecture] Data Collection System Design Principles and Basic Methods
[b][font=宋体][size=16pt]1. Basic principles of data acquisition system design[/size][/font][/b][b][font=黑体][size=16pt][/size][/font][/b] [b][size=14pt][font=Times New Roman]1[/font][/size][/b][b][font=...
天天向上 Test/Measurement
P2OUT &= ~BIT3; P2OUT &= ~BIT4; What do these two codes mean?
Please explain in more detail, I don't understand anything....
切换中英文 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1605  629  2533  685  1074  33  13  51  14  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号