530JA137M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530JA137M000BG

530JA137M000BG: DescriptionCMOS Output Clock Oscillator, 137MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530JA137M000BG Overview

CMOS Output Clock Oscillator, 137MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530JA137M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	137 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Four bedrooms and two living rooms circuit diagram

MC33466H-50JT1 boost converter circuit diagram

614-05 (500VA) AC voltage regulator circuit

Multifunctional universal active filter circuit diagram

Amplifier circuit diagram with large adjustment range

Computer motherboard circuit diagram 815 2_28

430SPI VS1053 read register problem: I just got a VS1053 module and tried toThe sine test succeeded, but the register reading is always wronguint8 RxFlag=0; uint8 RX_DATA[2];void SPI_Init() {U0CTL = CHAR + SYNC + MM + SWRST; // 8-bit, SP...; yangyifeng01 Microcontroller MCU

Show off the JTAG pin header I found for BeagleBone Black: I bought it on Taobao at first, it worked, but the quality was not that great. Later I found a Samtec connector, which is very well made :loveliness:...; azhiking DSP and ARM Processors

AM335x Learning Experience Video PPT Screenshots - Lecture 2: This is a screenshot of the PPT made in the second lecture of the learning process. For your convenience, I share it with you.In this lecture, the process and method of U-BOOT transplantation are expl...; billjing DSP and ARM Processors

Electronic blood pressure monitor: I recently designed a wrist-type electronic blood pressure monitor! [/color] I think the size is too big. Can you introduce a smaller micro air pump? The performance requirement is 3V and the maximum ...; houyaojun2008 Medical Electronics

Altera FPGA's SDRAM clock processing problem: After reading so much information , I still don't know how to configure the clock output from FPGA to external SDRAM. Most of them should use one clk for the internal SDRAM controller of FPGA and anot...; eeleader-mcu FPGA/CPLD

Looking for a program to light up an LED: [i=s] This post was last edited by dontium on 2015-1-23 13:22 [/i] The F2812 board is ready, and it can be connected normally using the XDSUSB510 emulation. I burned a LED lighting program, and the bu...; loveitboy Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components