530HA1362M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530HA1362M00DG

530HA1362M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530HA1362M00DG Overview

CMOS/TTL Output Clock Oscillator, 1362MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530HA1362M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1362 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Complementary voltage switching class D power amplifier circuit

Flyback switching power supply circuit 02

LM1871 (electronic toys and model vehicles) radio remote control transmission encoding circuit - typical application circuit

Start circuit diagram using relays, etc.

Video amplifier circuit: TDA6101

Application of HL610A in three-phase frequency conversion speed regulation system

Who has an unused FPGA development board? Can you sell it to me?: Dear brothers and sisters: Does anyone have an idle FPGA development board? Any chip model is fine! If you have one, why not sell it to me? :loveliness: If you have one, please let me know. QQ: 513952...; Yehhon FPGA/CPLD

A Deeper Look at Capacitance, Ripple, and Self-Heating: [Transfer] Author unknown[p=24, null, left][color=rgb(73, 73, 73)][backcolor=rgb(255, 255, 255)][font=微软雅黑][size=14px]In most applications, ripple is a circuit state that engineers want to minimize. F...; 木犯001号 Analogue and Mixed Signal

There is a problem with the source code firewall program in the book. Experts can help me find out what is going on.: The following is the program for setting the filter function. It is the source code in the book. I don’t know why it failed to execute. I used GetLastError() in the client program and got 2. The speci...; catastrophe Embedded System

Qorvo launches programmable power management IC, let's discuss it together: Recently, Qorvo announced the launch of a new generation of multi-time programmable power management IC (PMIC), which is optimized for high performance and compact design. Everyone knows that Qorvo's ...; alan000345 RF/Wirelessly

Inquiry for E3Z small photoelectric switch replacement: To achieve full function replacement: http://v.youku.com/v_show/id_XNDA1OTI1Mzg4.htmlhttp://v.youku.com/v_show/id_XNDA2MDE3NjI4.htmlPlease stay if you have the supply. The requirements are light resis...; prayfor_2008 Sensor

stm32 gpio: #include "stm32f10x.h"#include "stm32f10x_rcc.h"void RCC_Configuration(void);void GPIO_Configuration(void);void Set_GPIOB5(void);void Clr_GPIOB5(void);void delay(void);int main(void){RCC_Configuration...; lclq stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components