EEWORLDEEWORLDEEWORLD

Part Number

Search

LM239AD

Description
Comparator, 4 Func, 4000uV Offset-Max, 1300ns Response Time, BIPolar, CDIP14, HERMETIC SEALED, DIP-14
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size223KB,6 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric View All

LM239AD Online Shopping

Suppliers Part Number Price MOQ In stock  
LM239AD - - View Buy Now

LM239AD Overview

Comparator, 4 Func, 4000uV Offset-Max, 1300ns Response Time, BIPolar, CDIP14, HERMETIC SEALED, DIP-14

LM239AD Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAMD
Parts packaging codeDIP
package instructionDIP, DIP14,.3
Contacts14
Reach Compliance Codeunknown
ECCN codeEAR99
Amplifier typeCOMPARATOR
Maximum average bias current (IIB)0.4 µA
Maximum input offset voltage4000 µV
JESD-30 codeR-CDIP-T14
JESD-609 codee0
Number of functions4
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-25 °C
Output typeOPEN-COLLECTOR
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Nominal response time1300 ns
Maximum slew rate2 mA
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyBIPOLAR
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
This Material Copyrighted By Its Respective Manufacturer
Improving image quality in portable ultrasound systems using efficient semiconductors
[i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...
德州仪器 Analogue and Mixed Signal
[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application
[align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...
芯航线跑堂 FPGA/CPLD
P&E programming error
Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...
wjlatelid NXP MCU
Original package size drawing
Original package size drawing.pdf...
tecfighter PCB Design
Determination of the XY axis ratio of LED white light phosphor
[hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...
探路者 LED Zone
Does it matter if the FPGA pins belong to different IO banks?
I recently bought a privileged FPGA development board, the FPGA model is EP4CE6E22C8, and used the development board to generate PWM waves. During the learning process, I found a problem. If the IO po...
骑文 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1702  984  2081  2266  1860  35  20  42  46  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号