530KA193M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530KA193M000DGR

530KA193M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 193MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KA193M000DGR Overview

CMOS/TTL Output Clock Oscillator, 193MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KA193M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	193 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Household appliances remote control circuit

Use HN911L to make induction lighting

STK1040 power amplifier circuit diagram

DC-DC conversion switching power supply circuit

LG Industrial iV5 inverter typical application circuit (2)

Absolutely usable switching power supply: Venus C7428 power supply

Problems using save date: Has anyone used CCS to export programs? When using save date, there will be a requirement to set an address. What principle is used to design this address?...; 安_然 Microcontroller MCU

About ADXL203 to measure tilt angle: When using ADXL203 to measure the tilt angle, the output should be 2.5V at 0° and 3.5V at 90°. The outputs I measured in the experiment were 2.5038V and 3.509V, which are basically correct. However, s...; lene ADI Reference Circuit

Use jlink to download the program to stm32, the jlink red light flashes, and finally the microcontroller cannot be recognized: When using jlink's sw mode to download the program, the debug window cannot recognize the MCU. jlink can be downloaded normally on other boards, so there is no problem with jlink, and there is no prob...; 研究深 stm32/stm8

How can I create a WINCE emulator running on a PC with an ARMV4I CPU?: How can I use PB to create a WINCE simulator with ARMV4I CPU running on PC? Just explain the key steps. It seems that I cannot select two CPUs. If I select X86 and ARMV4I, there is no corresponding si...; bbs_cq Embedded System

My wireless network is not working, the driver is fine, it was working yesterday but not today: My laptop is ASUS x50sl. It was working fine yesterday, but not today. I installed the system and drivers, but still can't get on, and reports this error: Name: Association test Description: This test...; 6562748 Embedded System

Request Wince system customization information: Who has more detailed information about Wince system customization? Can you send me a copy? My email: baiminshengbai@126.com Send me a message and I will give you a copy. Thank you...; heater Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components