EEWORLDEEWORLDEEWORLD

Part Number

Search

843207CY-350LFT

Description
Clock Generator, 375MHz, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-48
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size286KB,18 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric Compare View All

843207CY-350LFT Online Shopping

Suppliers Part Number Price MOQ In stock  
843207CY-350LFT - - View Buy Now

843207CY-350LFT Overview

Clock Generator, 375MHz, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-48

843207CY-350LFT Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Parts packaging codeQFP
package instructionLFQFP,
Contacts48
Reach Compliance Codecompliant
ECCN codeEAR99
JESD-30 codeS-PQFP-G48
JESD-609 codee3
length7 mm
Humidity sensitivity level3
Number of terminals48
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output clock frequency375 MHz
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency15 MHz
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width7 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
FEMTOCLOCKS™ CRYSTAL-TO-LVPECL
350MHZ FREQUENCY MARGINING SYNTHESIZER
ICS843207-350
G
ENERAL
D
ESCRIPTION
T h e I C S 8 4 3 2 0 7 - 3 5 0 i s a l ow p h a s e - n o i s e
IC
S
frequency margining synthesizer that targets
HiPerClockS™
clocking for high performance interfaces such
as SPI4.2 and is a member of the HiPerClockS™
family of high performance clock solutions from
IDT. In the default mode, each output can be configured
individually to generate an 87.5MHz, 175MHZ or 350MHz
LVPECL output clock signal from a 14MHz crystal input.
There is also a frequency margining mode available where
the device can be configured, using control pins, to vary
the output frequency up or down from nominal by 5%. The
ICS843207-350 is provided in a 48-pin LQFP package.
F
EATURES
Seven independently configurable LVPECL outputs at
87.5MHz, 175MHz or 350MHz
Individual high impedance control of each output
Selectable crystal oscillator interface designed for 14MHz,
18pF parallel resonant crystal or LVCMOS single-ended input
• Output frequency can be varied ± 5% from nominal
• VCO range: 620MHz - 750MHz
• Full 3.3V supply mode
• 0°C to 70°C ambient operating temperature
• Available in both standard (RoHS 5) and lead-free (RoHS 6)
packages
P
IN
A
SSIGNMENT
48 47 46 45 44 43 42 41 40 39 38 37
1
36
2
35
3
34
33
4
5
32
48-Pin LQFP
6
7mm x 7mm x 1.4mm
31
package body
30
7
Y Package
8
29
Top View
9
28
27
10
11
26
12
25
13 14 15 16 17 18 19 20 21 22 23 24
SEL2
SEL3
SEL4
SEL5
SEL6
SEL7
SEL8
SEL9
SEL10
SEL11
SEL12
SEL13
V
CCO
Q0
nQ0
Q1
nQ1
V
EE
V
CCO
Q2
nQ2
Q3
nQ3
V
CCO
ICS843207-350
V
CCA
V
CC
V
CCO
nQ6
Q6
V
EE
V
CCO
nQ5
Q5
nQ4
Q4
V
CCO
B
LOCK
D
IAGRAM
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Q0
nQ0
Pullup
2
SEL[1:0]
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Pullup
Q1
nQ1
2
SEL[3:2]
Q2
nQ2
IDT
/ ICS
LVPECL FREQUENCY MARGINING SYNTHESIZER
REF_CLK
V
EE
MR
MARGIN
MODE
SEL1
SEL0
nPLL_SEL
V
CC
XTAL_IN
XTAL_OUT
nXTAL_SEL
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Pullup
nPLL_SEL
Pulldown
14MHz
2
SEL[5:4]
Q3
nQ3
XTAL_IN
OSC
1
0
0
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Pullup
XTAL_OUT
REF_CLK
Pulldown
nXTAL_SEL
Pulldown
0
1
2
Predivider
÷2
1
Phase
Detector
SEL[7:6]
Q4
nQ4
VCO
620 - 750MHz
0
00 HiZ
01 ÷2
10 ÷8
11 ÷4
÷50
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Pullup
2
SEL[9:8]
Q5
nQ5
1
÷95
÷105
MODE
Pulldown
MARGIN
Pulldown
MR
Pulldown
Pullup
2
SEL[11:10]
Q6
nQ6
To O/P Dividers
00 HiZ
01 ÷2
10 ÷8
11 ÷4
Pullup
2
SEL[13:12]
1
ICS843207CY-350 REV. A JANUARY 16, 2008

843207CY-350LFT Related Products

843207CY-350LFT 843207CY-350LF
Description Clock Generator, 375MHz, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-48 Clock Generator, 375MHz, PQFP48, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026, LQFP-48
Is it lead-free? Lead free Lead free
Is it Rohs certified? conform to conform to
Maker IDT (Integrated Device Technology) IDT (Integrated Device Technology)
Parts packaging code QFP QFP
package instruction LFQFP, LFQFP,
Contacts 48 48
Reach Compliance Code compliant compliant
ECCN code EAR99 EAR99
JESD-30 code S-PQFP-G48 S-PQFP-G48
JESD-609 code e3 e3
length 7 mm 7 mm
Humidity sensitivity level 3 3
Number of terminals 48 48
Maximum operating temperature 70 °C 70 °C
Maximum output clock frequency 375 MHz 375 MHz
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code LFQFP LFQFP
Package shape SQUARE SQUARE
Package form FLATPACK, LOW PROFILE, FINE PITCH FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius) 260 260
Master clock/crystal nominal frequency 15 MHz 15 MHz
Certification status Not Qualified Not Qualified
Maximum seat height 1.6 mm 1.6 mm
Maximum supply voltage 3.465 V 3.465 V
Minimum supply voltage 3.135 V 3.135 V
Nominal supply voltage 3.3 V 3.3 V
surface mount YES YES
technology CMOS CMOS
Temperature level COMMERCIAL COMMERCIAL
Terminal surface Matte Tin (Sn) Matte Tin (Sn)
Terminal form GULL WING GULL WING
Terminal pitch 0.5 mm 0.5 mm
Terminal location QUAD QUAD
Maximum time at peak reflow temperature 30 30
width 7 mm 7 mm
uPs/uCs/peripheral integrated circuit type CLOCK GENERATOR, OTHER CLOCK GENERATOR, OTHER
Please give me some advice~~~~
I made a helloworld driver, which can be loaded successfully under Linux. Here is the code to test the driver#include #include #include #include #include #include #include int main() {printf("Content-...
sealove518 Embedded System
Amplifier Question Analysis
[i=s] This post was last edited by paulhyde on 2014-9-15 08:55 [/i] Amplifier topic analysis...
剑雪紫轩 Electronics Design Contest
Control logic of Nandflash in cpld
I was playing with the pxa270 board and came into contact with CPLD, but I am not very clear about the relationship between cpld and CPU. The control logic of Nandflash in cpld: assign nNFRE = bnCS1 |...
tianweiming Embedded System
IAR For MSP430 V5.5.02 (with registration machine)
IAR For MSP430 V5.5.02, with registration machine, can be used after testing, please download it if you need it: https://download.eeworld.com.cn/detail/admin/223 https://download.eeworld.com.cn/detail...
squoo Download Centre
Simple and accurate resistance measurement using a multimeter
Measuring resistance with two wires is convenient, but it can introduce measurement errors. This error can be nearly eliminated by using a 4-wire multimeter with separate source and measurement termin...
樱雅月 Test/Measurement
MXCHIP+01 Familiar with the hardware and software: Read the user manual carefully
Before using, of course, you need to prepare. The following is some experience records of reading Open1081 User Manual V1.0 and comparing it with the development board. And some questions are recorded...
jofficer RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2597  2751  137  539  177  53  56  3  11  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号