EEWORLDEEWORLDEEWORLD

Part Number

Search

D38999/20WB35PEL

Description
MIL Series Connector, 13 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,
CategoryThe connector    The connector   
File Size452KB,11 Pages
ManufacturerSOURIAU
Download Datasheet Parametric View All

D38999/20WB35PEL Overview

MIL Series Connector, 13 Contact(s), Aluminum Alloy, Male, Crimp Terminal, Receptacle,

D38999/20WB35PEL Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerSOURIAU
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresSTANDARD: MIL-DTL-38999, POLARIZED, COMPATIBLE CONTACT: M39029/58360
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderMALE
Contact materialNOT SPECIFIED
Coupling typeTHREADED
DIN complianceNO
empty shellYES
Environmental characteristicsFLUID RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceYES
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceCADMIUM PLATED
Shell materialALUMINUM ALLOY
Housing sizeB
Termination typeCRIMP
Total number of contacts13
8D - D38999 Aluminium Series
MIL-DTL 38999 Serie
III
MIL-DTL 38999 Series
III
Aluminium Series
13
JLink V8 User Manual
JLink V8 User Manual...
sssls2008 ARM Technology
0 points post...
...
passion07 Embedded System
In mobile, when importing a lib, why does it prompt that the lib cannot be opened?
tinyxmld.lib is an xml parsing class. I added this lib to the link, but it said it couldn't be opened when compiling....
lq999jacky Embedded System
JLINK V8
Seeing that everyone is so motivated, I came here to make up for the lack of DSP. I haven't kept up with everyone's progress, so I'll make some contributions~! I have a complete set of JLINK V8 data, ...
superwangyang NXP MCU
SPI communication program
My own SPI protocol communication program for the project (CPLD communicates with TI2802)...
eeleader FPGA/CPLD
Xilinx FPGA Design Optimization
Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1353  2757  1537  126  1168  28  56  31  3  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号