EEWORLDEEWORLDEEWORLD

Part Number

Search

ZRT050C1

Description
1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, PDSO8
CategoryPower/power management    The power supply circuit   
File Size167KB,4 Pages
ManufacturerZetex Semiconductors
Websitehttp://www.zetex.com/
Environmental Compliance
Download Datasheet Parametric Compare View All

ZRT050C1 Overview

1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, PDSO8

ZRT050C1 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerZetex Semiconductors
package instructionMETAL CAN, TO-18, 3 PIN
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresOUTPUT VOLTAGE CAN BE ADJUSTED OVER A +/-5% TRIM RANGE
Analog Integrated Circuits - Other TypesTWO TERMINAL VOLTAGE REFERENCE
JESD-30 codeO-MBCY-W3
JESD-609 codee3
Humidity sensitivity level1
Number of functions1
Output times1
Number of terminals3
Maximum operating temperature70 °C
Minimum operating temperature
Maximum output voltage4.95 V
Minimum output voltage4.85 V
Nominal output voltage4.9 V
Package body materialMETAL
encapsulated codeTO-18
Package shapeROUND
Package formCYLINDRICAL
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum supply current (Isup)60 mA
surface mountNO
Maximum voltage temperature coefficient50 ppm/°C
Temperature levelCOMMERCIAL
Terminal surfaceMatte Tin (Sn)
Terminal formWIRE
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
Fine-tuning/adjustable outputYES
5.0V LOW POWER
PRECISION REFERENCE SOURCE
ISSUE 1 - OCTOBER 1995
ZRT050
DEVICE DESCRIPTION
The ZRT050 is a monolithic integrated circuit
providing a precise stable reference voltage
of 4.9V at 500µA.
The circuit features a knee current of 150µA
and operation over a wide range of
temperatures and currents.
The ZRT050 is available in a 3-pin metal can
package for through hole applications as
well as SOT223 and SO8 packages for
surface mount applications. Each package
option offers a trim facility whereby the
output voltage can be adjusted as shown in
F i g . 1. Thi s f a ci l i t y i s u sed w he n
compensating for system errors or setting
the reference output to a particular value.
When the trim facility is not used, the pin
should be left open circuit.
FEATURES
Trimmable output
Excellent temperature stability
Low output noise figure
Available in two temperature ranges
1 and 2% initial voltage tolerance
versions available
No external stabilising capacitor
required in most cases
Low slope resistance
TO18 package
SOT223 and SO8 small outline
packages
SCHEMATIC DIAGRAM
R
V
CC
V
R
R=V
CC
-V
R
I
R
R
T
=100k
(Optional trim facility)
G
nd
G
nd
Figure 1:
This circuit will allow the reference to be
trimmed over a wide range. The device is
specified over a 5% trim range.
4-287

ZRT050C1 Related Products

ZRT050C1 ZRT050N8A1 ZRT050C2 ZRT050A1
Description 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, PDSO8 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, PDSO8 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, MBCY3 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 4.9 V, MBCY3
Is it Rohs certified? conform to incompatible conform to conform to
Maker Zetex Semiconductors Zetex Semiconductors Zetex Semiconductors Zetex Semiconductors
package instruction METAL CAN, TO-18, 3 PIN SOP, METAL CAN, TO-18, 3 PIN METAL CAN, TO-18, 3 PIN
Reach Compliance Code unknown unknown unknown unknow
ECCN code EAR99 EAR99 EAR99 EAR99
Other features OUTPUT VOLTAGE CAN BE ADJUSTED OVER A +/-5% TRIM RANGE OUTPUT VOLTAGE CAN BE ADJUSTED OVER A +/-5% TRIM RANGE OUTPUT VOLTAGE CAN BE ADJUSTED OVER A +/-5% TRIM RANGE OUTPUT VOLTAGE CAN BE ADJUSTED OVER A +/-5% TRIM RANGE
Analog Integrated Circuits - Other Types TWO TERMINAL VOLTAGE REFERENCE TWO TERMINAL VOLTAGE REFERENCE TWO TERMINAL VOLTAGE REFERENCE TWO TERMINAL VOLTAGE REFERENCE
JESD-30 code O-MBCY-W3 R-PDSO-G8 O-MBCY-W3 O-MBCY-W3
JESD-609 code e3 e0 e3 e3
Humidity sensitivity level 1 1 1 1
Number of functions 1 1 1 1
Output times 1 1 1 1
Number of terminals 3 8 3 3
Maximum operating temperature 70 °C 125 °C 70 °C 125 °C
Maximum output voltage 4.95 V 4.95 V 5 V 4.95 V
Minimum output voltage 4.85 V 4.85 V 4.8 V 4.85 V
Nominal output voltage 4.9 V 4.9 V 4.9 V 4.9 V
Package body material METAL PLASTIC/EPOXY METAL METAL
encapsulated code TO-18 SOP TO-18 TO-18
Package shape ROUND RECTANGULAR ROUND ROUND
Package form CYLINDRICAL SMALL OUTLINE CYLINDRICAL CYLINDRICAL
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED 260 260
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum supply current (Isup) 60 mA 60 mA 60 mA 60 mA
surface mount NO YES NO NO
Maximum voltage temperature coefficient 50 ppm/°C 50 ppm/°C 50 ppm/°C 50 ppm/°C
Temperature level COMMERCIAL MILITARY COMMERCIAL MILITARY
Terminal surface Matte Tin (Sn) Tin/Lead (Sn/Pb) Matte Tin (Sn) Matte Tin (Sn)
Terminal form WIRE GULL WING WIRE WIRE
Terminal location BOTTOM DUAL BOTTOM BOTTOM
Maximum time at peak reflow temperature 40 NOT SPECIFIED 40 40
Fine-tuning/adjustable output YES YES YES YES
BGA Test Socket/BGA Prototype SMD Test Socket
[url]http://www.lingmei.com.cn[/url] There are two designs: ball pin (SMT) and needle pin. The ball pin BGA socket system is mainly suitable for chip testing and development. The characteristic of thi...
lingmei FPGA/CPLD
Matching of vivado version and modelsim version
Original post: Matching of vivado version and modelsim version - Hao Xushuai's column - Sanxin Intelligence - Powered by Discuz! http://www.sxznfpga.com/forum.php?mod=viewthreadtid=272extra=page%3D1Of...
郝旭帅 FPGA/CPLD
CCS hex file generation
Asking for advice: How to use ccs to generate hex files? Thank you very much...
朝晖 Microcontroller MCU
5 ways to improve temporary workers' work enthusiasm
Temporary workers are everywhere. Retail, restaurants and other industries are big employers of temporary workers, especially during the holidays. How do you motivate temporary workers? Senior experts...
ESD技术咨询 Talking about work
Can uc/os III be ported to Fpga?
uc/os iii (also known as Micriμm μC/OS-III) is a widely used embedded operating system. But even the latest Nios II Gen 2 only supports uc/os II. Does anyone know how to port the third generation to F...
dwk1234 FPGA/CPLD
Gain and Bandwidth of Voltage Feedback Operational Amplifiers
I don’t usually share anything that is not good....
gaoyang9992006 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 537  312  2248  1798  2390  11  7  46  37  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号