531NB1322M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NB1322M00DGR

531NB1322M00DGR: DescriptionLVDS Output Clock Oscillator, 1322MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB1322M00DGR Overview

LVDS Output Clock Oscillator, 1322MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB1322M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1322 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

How the load sensor works

Simple level conversion circuit diagram

Under voltage alarm circuit

JF-40A transistor pulse power supply preamplifier schematic circuit

Fast Synchronized Voltage Controlled Oscillator Circuit

Power supply circuit diagram of DATAS HC-7424P color display

helper2416_memory allocation implementation_with analysis: Well, our RTOS was running yesterday, and the relevant DRAM division was also explained clearly. Here I mainly implement memory allocation using the built-in micro library. For relevant details, pleas...; lyzhangxiang Embedded System

Open source 8051 kernel code: I've been looking at the code of this kernel recently. It's an open source 8051 kernel. If you're interested, you can take a look at it.This way we can discuss any problems.[[i]This post was last edit...; wstt FPGA/CPLD

Come to my place to eat bread when you have time.: I received a gift from EE today: [b][size=5] A bread maker!! [/size][/b] [b][size=4]Thank you EE. Thank you all the forum friends [/size][/b] [b][size=4] [/size][/b] [b][size=4] [/size][/b]...; dontium Talking

Ask about the impact of power supply noise: In a project, the power supply adopts the AC/DC solution, outputs 5V, and then 5V is reduced to 3.3V through the DC/DC chip. The power supply structure is shown in the figure.The signal part includes ...; sfesdm Power technology

Embedded Basics: I'm new to this, I worked on single-chip microcomputers at work. Now I don't study electronics anymore, but I'm a little interested in embedded systems. I'd like to ask if you can give me some experie...; wzyllgx Embedded System

Help, about the use of Sifang Optoelectronics AM4100: I want to use this sensor to make a product to test indoor air quality, but I don't know much about the application of this sensor. Is there anyone who can teach me{:1_98:}{:1_98:}{:1_98:}...; 吴大先生 Sensor

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components