531NB1348M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531NB1348M00DGR

531NB1348M00DGR: DescriptionLVDS Output Clock Oscillator, 1348MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB1348M00DGR Overview

LVDS Output Clock Oscillator, 1348MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB1348M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1348 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit diagram of verbal rescue box for patients who have fainted

Instantaneous water heater automatic constant temperature experimental circuit diagram

Water tank water level alarm circuit

100-in-1 color TV multi-function remote control circuit, compatible with Zhonghe RM-33C, NT66P13

Proportional controller circuit for remote control

Color TV remote control 37

Decompression and compilation of android: Unzip android, execute tar -jxvf android.tar.bz2 in the terminal. After successful unzipping, switch to the android directory and run /build_android.sh ./build_android.sh. After the compilation is com...; Joker007 Embedded System

Feilong Tutorial------51 Single Chip Microcomputer: Feilong Tutorial ------ 51 MCU 51 MCU ===== MCU Learning http://v.ku6.com/show/2HAQ5tLXh4rUFyto.html 51 MCU ===== Marquee (LED) http://v.ku6.com/show/ki1nwsD0YCYnrQX7.html 51 MCU ===== Color ring resi...; smartcool Embedded System

Help with Zigbee sleep and wakeup: I need some guidance. I am working on low power consumption of Zigbee recently. I use periodic on-demand functions to collect temperature and humidity, and send them every 10 seconds. Now I want to pu...; syy5252 RF/Wirelessly

Parallel Crystal Oscillator: How to adjust the frequency?...; 坐拥百万萌妹 Analogue and Mixed Signal

Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers?: RTRT Does the clearance below the crystal oscillator refer to the layer where the chip is located or all layers? Now I find that some designs only have clearance below the layer where the crystal osci...; se7ens Analog electronics

Circuit Diagram 7-Basics of Circuit Principle Analysis: [b]I. Concept of Circuit[/b][b]1. Circuit[/b][align=left][color=rgb(34, 34, 34)][font="]The path through which current flows is called a circuit. A circuit that is connected everywhere is called a pat...; tiankai001 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components