EEWORLDEEWORLDEEWORLD

Part Number

Search

531FC729M000DG

Description
LVDS Output Clock Oscillator, 729MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531FC729M000DG Overview

LVDS Output Clock Oscillator, 729MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC729M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency729 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TMS570LS3137Ethernet Discussion
Hello everyone, I am currently working on the Ethernet module of TMS570LS3137, and the hardware used is TI's TMS570LS3137 development board. I downloaded the Ethernet Drivers LWIP Demo and imported th...
tenfyzhang Microcontroller MCU
DC/DC power supply circuit (MP2562 chip) chip breakdown failure when powering on
The fault phenomenon is: Sometimes, at the moment of power-on, the DC/DC chip breaks down, and the following 1117-3.3 is also broken down (the three terminals of 1117 are close to short circuit, only ...
一粒尘a_a Power technology
Please moderators and enthusiastic people wait and have a look! RS485 disconnection and other faults!
【System Function】 It is mainly used as an aging device. Workers only need to plug in the aging device, saving the complicated wiring process. The PC is used to record the aging data. The communication...
护花使者 MCU
Raw OS-based event triggering system (a year in the making)
[align=left][font=宋体][size=12.0pt][b]The event trigger system of Raw os[/b][/size][/font][font=宋体][size=12.0pt][b] has the following characteristics[/b]:[/size][/font][/align] [align=left][font=宋体][si...
jorya_txj Embedded System
Industrial DACs: The Evolution of 3-Wire Analog Output
[color=#000]Reprinted from: deyisupport [/color] [align=center][color=#000][color=rgb(205, 23, 31)][url=http://www.deyisupport.com/cfs-file.ashx/__key/communityserver-blogs-components-weblogfiles/00-0...
maylove Analogue and Mixed Signal
Sensor Tile & Matlab GUI Debugging Process
Yesterday, with the guidance of the forum master Xiaoxia ([url=home.php?mod=space&uid=303079]@littleshrimp[/url]), I finally found the door to modifying the ODR in the source code. The original ODR is...
wbhb2011 MEMS sensors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1813  2302  1725  1681  825  37  47  35  34  17 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号